
TOSHIBA

MOS MEMORY PRODUCTS

DATA BOOK

TABLE OF CONTENTS

Memory Selection Guide	1
Byte-Wide Memory Pin Out Table	7
Memory Cross Reference	8

Dynamic Random Access Memories

TMM416P/D	16,384 Bit (16kx1)	13
TMM4164C	65,536 Bit (64kx1)	25
TMM4164P	65,536 Bit (64kx1)	33

Static Random Access Memories

TMM314AP/APL	4,096 Bit (1kx4)	43
TMM315D	4,096 Bit (4kx1)	49
TMM2016P/D	16,384 Bit (2kx8)	53
TMM2016AP <i>Advance Information</i>	16,384 Bit (2kx8)	59
TMM2016HD <i>Advance Information</i>	16,384 Bit (2kx8)	61

CMOS Static Random Access Memories

4k Bit CMOS RAM TC5514/TC5513 Comparison Table		65
16k Bit CMOS RAM TC5516/TC5517/TC5518 Comparison Table ..		66
CMOS RAM Data Retention Characteristics		67
TC5501P/D	1,024 Bit (256x4)	69
TC5508P	1,024 Bit (1kx1)	77
TC5047AP	4,096 Bit (1kx4)	83
TC5504AP/AD	4,096 Bit (4kx1)	91
TC5514P	4,096 Bit (1kx4)	99
TC5514AP/AD	4,096 Bit (1kx4)	105
TC5513AP/AD	4,096 Bit (1kx4)	113
TC5516AP/AD/AF	16,384 Bit (2kx8)	119
TC5517AP/AD/AF	16,384 Bit (2kx8)	131
TC5517BP/BD/BF	16,384 Bit (2kx8)	139
TC5518BP/BD/BF	16,384 Bit (2kx8)	147
TC5564P	65,536 Bit (8kx8)	155
TC5565P	65,536 Bit (8kx8)	163

Erasable/Programmable Read Only Memories

TMM323D	16,384 Bit (2kx8)	173
TMM323DI	16,384 Bit (2kx8)	179
TMM2732D	32,768 Bit (4kx8)	185
TMM2732DI	32,768 Bit (4kx8)	193
TMM2764D	65,536 Bit (8kx8)	201


Mask Programmable Read Only Memories

TMM334P	16,384 Bit (2kx8)	211
TMM333P	32,768 Bit (4kx8)	215
TMM2332P	32,768 Bit (4kx8)	219
TMM2364P	65,536 Bit (8kx8)	223
TMM2365P <i>Advance Information</i>	65,536 Bit (8kx8)	231
TMM2366P <i>Advance Information</i>	65,536 Bit (8kx8)	233
TMM23256P	262,144 Bit (32kx8)	235

CMOS Mask Programmable Read Only Memories

32k Bit CMOS Mask ROM Comparison Table		243
TC5332P	32,768 Bit (4kx8)	245
TC5333P	32,768 Bit (4kx8)	253
TC5334P	32,768 Bit (4kx8)	259
TC5335P	32,768 Bit (4kx8)	265
TC5364P <i>Advance Information</i>	65,536 Bit (8kx8)	271
TC5365P <i>Advance Information</i>	65,536 Bit (8kx8)	273

MEMORY PRODUCT GUIDE



1. Dynamic RAM

Capacity	Device Number	Organization	Process	Access Time Max. (ns)	Cycle Time Min. (ns)	Power Supplies (V)	Power Dissipation Max. (mW)		Pins
							active	stand-by	
16 K Bit	TMM416D/P-2	16384 x 1	N-MOS	150	320	+5	462	20	16
	TMM416D/P-3			200	375	-5			
	TMM416D/P-4			250	410	+12			
64 K Bit *	TMM4164C-3	65536 x 1	N-MOS	150	320	+5	275	27.5	16
	TMM4164C-4			200	330				
	TMM4164P-2			120	260				
	TMM4164P-3			150	260				
	TMM4164P-4			200	330				

2. CMOS Static RAM

Capacity	Device Number	Organization	Process	Access Time Max. (ns)	Cycle Time Min. (ns)	Power Supplies (V)	Power Dissipation Max. (mW)		Pins			
							active	stand-by				
1 K Bit	TC5501P/D	256 x 4	C-MOS	450	450	+5	83	0,055	22			
	TC5501P/D-1			650	650							
	TC5508P	1024 x 1	C-MOS	370	450	+5	55	0,055	16			
	TC5508P-4			450	550							
4 K Bit	TC5508P-1	1024 x 4	C-MOS	550	700	+5	110	0,11	20			
	TC5047AP-1			550	650							
	TC5047AP-2			800	1000							
	TC5504AP/AD-2			200	300							
	TC5504AP/AD-3	4096 x 1	C-MOS	300	420	+5	27,5	0,11	18			
	TC5504APL/ADL-2			200	300							
	TC5504APL/ADL-3	300	420	+5	27,5	0,005	18					
	TC5514AP/AD-2	1024 x 4	C-MOS					200	200			
	TC5514AP/AD-3	1024 x 4	C-MOS	300	300	+5	27,5	0,11	18			
	TC5514APL/ADL-2			200	200							
	TC5514APL/ADL-3			300	300							
	TC5513AP/AD-2	1024 x 4	C-MOS	200	200	+5	27,5	0,11	18			
	TC5513APL/ADL-2			200	200			0,005				
	TC5514P	1024 x 4	C-MOS	450	450	+5	110	0,11	18			
TC5514P-1	650			650	0,11							
TC5514P-2	800			800	0,11							
16 K Bit	TC5516AP/AD/AF	2048 x 8	C-MOS	250	250	+5	385	0,165	24			
	TC5516AP/AD/AF-2			200	200			0,005				
	TC5516APL/ADL/AF			250	250			+5		385	0,165	24
	TC5516APL/ADL/AF-2			200	200							
	TC5517AP/AD/AF	2048 x 8	C-MOS	250	250	+5	385	0,005	24			
	TC5517AP/AD/AF-2			200	200							
	TC5517APL/ADL/AF			250	250							
	TC5517APL/ADL/AF-2	200	200	+5	55	0,165	24					
	TC5517BP/BD/BF	2048 x 8	C-MOS					200	200			
	TC5517BPL/BDL/BFL	200	200					0,005				
TC5518BP/BD/BF	2048 x 8	C-MOS	200	200	+5	55	0,165	24				
TC5518BPL/BDL/BFL			200	200			0,005					
64 K Bit	TC5564P	8192 x 8	C-MOS	100	100	+5	55	0,11	28			
	TC5564P-1			150	150			+5		55	5,5	
	TC5564PL			100	100							
	TC5564PL-1			150	150							
	TC5565P	8192 x 8	C-MOS	100	100	+5	55	0,005	28			
	TC5565P-1			150	150							
	TC5565PL			100	100							
TC5565PL-1	150	150	0,55									

Note Package Material P: Plastic, D: Cerdip, C: Ceramic, F: Flat package
* New Products

3. Static RAM

Capacity	Device Number	Organization	Process	Access Time Max. (ns)	Cycle Time Min. (ns)	Power Supplies (V)	Power Dissipation Max. (mW)		Pins	
							active	stand-by		
4 K Bit	TMM314AP	1024 x 4	N-MOS	450	450	+5	550	—	+18	
	TMM314AP-3			300	300					
	TMM314AP-1			200	200					
	TMM314APL			450	450		385	—		
	TMM314APL-3			300	300					
	TMM314APL-1			200	200					
16 K Bit	TMM315D	4096 x 1	N-MOS	70	70	+5	880	110	18	
	TMM315D-1			55	55		990	165		
	TMM2016D/P-1	2048 x 8	N-MOS	100	100	+5	660	83	24	
				TMM2016D/P	150		150	550		83
				TMM2016D/P-2	200		200	770		165

4. Erasable Programmable ROM

Capacity	Device Number	Organization	Process	Access Time Max. (ns)	Cycle Time Min. (ns)	Power Supplies (V)	Power Dissipation Max. (mW)		Pins
							active	stand-by	
16 K Bit	TMM323D	2048 x 8	N-MOS	450	450	+5	525	132	24
	TMM323D-1			350	350		550	138	
	TMM323DI			450	450		525	158	
	TMM323DI-1			350	350		660	165	
32 K Bit	TMM2732D	4096 x 8	N-MOS	350	350	+5	788	132	24
	TMM2732D-2			250	250			184	
	TMM2732DI			350	350			158	
	TMM2732DI-2			250	250			210	
64 K Bit	* TMM2764D	8192 x 8	N-MOS	250	250	+5	630	184	28
	* TMM2764D-2			200	200				

Note TMM323DI/DI-1 and TMM2732DI/DI-2 are industrial spec parts.
(operating temperature range: -40°C ~ 85°C)

5. Mask Programmable ROM

Capacity	Device Number	Organization	Process	Access Time Max. (ns)	Cycle Time Min. (ns)	Power Supplies (V)	Power Dissipation Max. (mW)		Pins
							active	stand-by	
16 K Bit	TMM334P	2048 x 8	N-MOS	450	450	+5	440	—	24
32 K Bit	TMM333P	4096 x 8	N-MOS	450	450	+5	525	—	24
	TMM2332P	4096 x 8	N-MOS	350	350	+5	550	83	24
	* TC5332P	4096 x 8	C-MOS	450	450	+5	39	0.11	24
	* TC5333P	4096 x 8	C-MOS	450	540	+5	39	0.11	24
	* TC5334P	4096 x 8	C-MOS	450	450	+5	39	0.11	24
	* TC5335P	4096 x 8	C-MOS	450	540	+5	39	0.11	24
64 K Bit	TMM2364P	8192 x 8	N-MOS	250	350	+5	220	83	28
256 K Bit	TMM23256P	32768 x 8	N-MOS	150	230	+5	220	55	28

Note Package Material P: Pastic, D: Cerdip, C: Ceramic, F: Plastic Flat
*MEMORY New Products

MEMORY SELECTION GUIDE 1.

800	TC55047AP-2 TC5514P-2									
700										
600	TC5501P/D TC5514P-1									
Access Time in Nanosecond	TC5508P-1									
500										
400	TC5510P/D-1 TC5508P-4 TC5508P	TC5514P, TMM314AP TMM323-D/DI TMM334P	TMM323-D/DI TMM334P	TC5332P, TC5333P, TC5334P TC5535P, TMM333P						
300										
	TC5504AP/AD-3, TMM314AP-3 TC5514AP/AD-3		TMM323D/DI-1	TMM2732D/DI TMM2332P						
200										
	TC5504AP/AD-2, TMM314AP-1 TC5514AP/AD-2 TC5513AP/AD-2		TC5516AP, TMM416P/D-4 TC5517AP	TMM2732D/DI-2	TMM2364P, TMM2764D					
100										
	TMM315D TMM315D-1		TMM2016P/D, TMM416P/D-2	TMM4164P/C-3, TMM4164P-2 TC5564P-1, TC5565P-1	TMM4164P/C-4, TMM2764D-2					TMM23256P
			TMM2016P/D-1	TC5564P, TC5565P-1						
0										

1 K Bit

4 K Bit

16 K Bit

Memory Capacity

32 K Bit

64 K Bit

256 K Bit

MEMORY SELECTION GUIDE 2.

MEMORY	DEVICE TYPE	MEMORY CAPACITY					
		1 K Bit	4 K Bit	16 K Bit	32 K Bit	64 K Bit	256 K Bit
RAM	Dynamic RAM			TMM416P/D		TMM4164P/C	
	Nch Static RAM		TMM314AP TMM315D	TMM2016P/D			
	CMOS Static RAM	TC5501P/D TC5508P	TC55047AP TC5504AP/AD TC5504P/AD TC5514P TC55144P/AD TC5513AP/AD	TC5516AP/AD/AE TC5517AP/AD/AF TC55178P/BD/BF TC55188P/BD/BF		TC5564P TC5565P	
ROM	EPROM			TMM323D TMM323DI	TMM2732D TMM2732DI	TMM2764D	
	Nch MASK ROM			TMM334P		TMM2364P	TMM23256P
	CMOS MASK ROM				TMM333P TMM2332P		TC5332P TC5333P TC5334P TC5335P

MEMORY SELECTION GUIDE 3

WORD	BIT	1 Bit	4 Bit	8 Bit
256			TC5501P/D	
1,024		TC5508P	TMM314AP TC5514P/AP TC5047AP TC5513AP/AD	TMM2018P/D TC5516AP/AD/AF TC5517AP/AD/AF TC5517BP/BD/BF TC5518BP/BD/BF TMM323D/DI TMM333AP
2,048				TMM2732D/DI TC5332P TC5333P TC5334P TC5335P TMM333P TMM2332P
4,096		TC5504AP TMM315D		TMM2764D TMM2364P TC5664P TC5665P
8,192				
16,384		TMM418P/D		
32,768				
65,536		TMM4164P/C		TMM23256P

CROSS REFERENCE

1. 16 K Bit Dynamic RAM

Access Time	150 ns	200 ns	250 ns
Toshiba	TMM416D-2/P-2	TMM416D-3/P-3	TMM416D-4/P-4
Fairchild	F16K-2	F16K-3	F16K4
Fujitsu	MB8116H	MB8116E	MB8116N
Hitachi	HM4716A-2	HM4716A-3	HM4716A-4
Intel	2117-2	2117-3	2117-4
Intersil		IM7116-3	IM7116-4
Mitsubishi	M5K4116-2	M5K4116-3	M5K4116-4
Mostek	MK4116-2	MK4116-3	MK4116-4
Motorola	MCM4116C-2	MCM4116C-3	MCM4116C-4
National Semi.	NM5290-2	MM5290-3	
NEC	μ PD416C/D-3	μ PD416C/D-2	μ PD416C/D-1
TI	TMS4116-15	TMS4116-20	TM4116-25

2. 64 K Bit Dynamic RAM.

	120 ns	150 ns	200 ns
Toshiba	TMM4164P-2	TMM4164P/C-3	TMM4164P/C-4
Fujitsu		MB8264-15	MB8264-20
Hitachi		HM4864-2	HM4864-3
Intel		2164-15	2164-20
Mitsubishi		M5K4164N-15	M5K4164N-20
Motorola		MCM6665-15	MCM6665-20
NEC		μ PD4164-3	μ PD4164-2
OKI	MSM3764-12	MSM3764-15	MSM3764-20
TI		TMS4164-15	TMS4164-20

3. 4K Bit Static RAM

Access Time	1,024 x 4			4,096 x 1	
	200 ns	300 ns	450 ns	55 ns	70 ns
Toshiba	TMM314AP-1/APL-1	TMM314AP-3/APL-3	TMM314AP/APL	TMM315D-1	TMM315D
AMD	Am9114EPC	Am9114CPC	Am9114BPC		
AMI	S2114-2	S2114-3			S2147
Fujitsu	MB8114EL	MB8114NL		MB8147H	MB8147E
Hitachi	HM472114AP-2	HM472114AP-3	HM472114AP-4	HM6147-3	HM6147
Intel	2114-2/L2	2114-3/L3	2114/L	2147-3	2147
Intersil	IM7114-2/L2		IM7114L		
Mitsubishi	M5L2114LP, S-2	M5L2114LP, S-3	M5L2114LP, S		
Motorola	MCM2114-20	MCM2114-30	MCM2114-45	MCM2147-55	MCM2147-70
National	MM2114-2/-2L	MM2114-3/-3L	MM2114/-L	MM2147-3	MM2147
NEC	μ PD2114LC/D-3	μ PD2114LC/D-1	μ PD2114LC/D	μ PD2147D-3	μ PD2147D-2
SYNERTEK					SY2147
TI	TMS4045-20		TMS4045-45	TMS2147-5	TMS2147-7



4. 1K/4K Bit CMOS RAM

	1 K Bit		4 K Bit		
	256 x 4	1,024 x 1	1,024 x 4	1,024 x 4	4,096 x 1
Toshiba	TC5501P TC5501D	TC5508P	TC5047AP	TC5514P TC5514AP/TC5513AP	TC5504P TC5504AP
Fujitsu		MB8401		MB8414	MB8404
Harris	HM6501	HM6508		HM6514	HM6504
Hitachi	HM435101			HM4334	HM4315
Intel	i5101L				
Intersil		IM6508		IM6514	IM6504
Mitsubishi	M5L5101P-1			M58981S-45	
NEC	μPD5101	μPD443	μPD445	μPD444	
Oki				MSM5114	MSM5104
RCA				MWS5114	

5. 16 K Bit NMOS/CMOS Static RAM

	16 K Bit			
	NMOS	CMOS		
Toshiba	TMM2016P	TC5516AP	TC5517AP/BP	TC5518BP
Fujitsu	MB8128	MB8417	TM8416	MB8418
Hitachi	(HM6116)		(HM6116)	(HM6117)
Mitsubishi	M58725			
NEC	μPD4016	μPD447	μPD446	μPD449
OKI	MSM2128	MSM5127	MSM5128	MSM5129

6. ROM (EPROM & MROM)

	EPROM			MROM		
	16 K Bit	32 K Bit	64 K Bit	32 K Bit		64 K Bit
Toshiba	TMM323D	TMM2732D	TMM2764D	TMM333P	TMM2332P	TMM2364P
Fujitsu	MB8516	MB8532	MB2764			
Hitachi	HN462716	HN462732	HN482764	HN46332P		
Intel	i2716	i2732	i2764		i2332	i2364
Mitsubishi	M5L2716K	M5L2732K				
Mostek	MK4716			MK32000		MK37000
Motorola	MCM2716					
NEC	μPD2716D	μPD2732D		μPD2332		
Oki	MSM2716AS	MSM2732AS	MSM2764AS			
TI	TMS2516			TMS4732		

Dynamic Random Access Memories



TOSHIBA MOS MEMORY PRODUCTS

16384 WORD x 1 BIT DYNAMIC RAM
N CHANNEL SILICON GATE MOS

TMM416P/D-2, TMM416P/D-3,
TMM416P/D-4

DESCRIPTION

The TMM416P/D is a 16,384 words by 1 bit MOS random access memory circuit fabricated with TOSHIBA's double poly N-channel silicon gate process for high performance and high functional density.

The TMM416P/D uses a single transistor dynamic storage cell and dynamic control circuitry to achieve

high speed and low power dissipation. Multiplexed address inputs permit the TMM416P/D to be packaged in a standard 16 pin plastic and cerdip DIP. This package size provides high system bit densities and is compatible with widely available automatic testing and insertion equipment.

FEATURES

- 16,384 words by 1 bit organization
- Fast access time and cycle time


DEVICE	t _{RAC}	t _{RC}
TMM416P/D-2	150 ns	320 ns
TMM416P/D-3	200 ns	375 ns
TMM416P/D-4	250 ns	410 ns

- Industry standard 16 pin DIP
- Standard ± 10% power supply (+12V, ± 5V)
- Lower power: 462mW operating (max.)
20mW standby (max.)

- Output unlatched at cycle end allows two-dimensional chip select
- Common I/O capability using "Early Write" operation
- Read-Modify-Write, $\overline{\text{RAS}}$ -only refresh, and Page-Mode capability
- All inputs and output TTL compatible
- 128 refresh cycles / 2 msec
- Compatible with MK4116
- Package
Plastic DIP: TMM416P
Cerdip DIP: TMM416D

PIN CONNECTIONS


(TOP VIEW)



PIN NAMES

A ₀ -A ₆	Address Inputs
CAS	Column Address Strobe
D _{IN}	Data In
D _{OUT}	Data Out
RAS	Row Address Strobe
WRITE	Read/Write Input
V _{BB}	Power (-5V)
V _{CC}	Power (+5V)
V _{DD}	Power (+12V)
V _{SS}	Ground

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

RATING		VALUE	UNITS	NOTES
Voltage on any pin relative to V_{BB}		-0.5 ~ +20	V	1
Voltage on V_{DD} , V_{CC} supplies relative to V_{SS}		-1.0 ~ +15	V	1
$V_{BB}-V_{SS}$ ($V_{DD}-V_{SS} > 0V$)		0	V	1
Operating temperature		0 ~ 70	°C	1
Storage temperature		-55 ~ 150	°C	1
Soldering temperature · Time		260 · 10	°C · sec	1
Power dissipation	TMM416P	600	mW	1
	TMM416D	1000		
Short circuit output current		50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta = 0 ~ 70°C) (Note 2)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	NOTES
V_{DD}	Supply Voltage	10.8	12.0	13.2	V	3
V_{CC}		4.5	5.0	5.5	V	3,4
V_{SS}		0	0	0	V	3
V_{BB}		-4.5	-5.0	-5.5	V	3
V_{IHC}	Input High Voltage, \overline{RAS} , \overline{CAS} , \overline{WRITE}	2.7		7.0	V	3
V_{IH}	Input High Voltage, except \overline{RAS} , \overline{CAS} , \overline{WRITE}	2.4		7.0	V	3
V_{IL}	Input Low Voltage, all inputs	-1.0		0.8	V	3

DC ELECTRICAL CHARACTERISTICS

($V_{DD} = 12.0V \pm 10\%$, $V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, $V_{BB} = -5.0V \pm 10\%$, $T_a = 0^\circ C \sim 70^\circ C$) (Note 2)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES
I_{DD1}	OPERATING CURRENT		35	mA	5
I_{CC1}	Average power supply operating current				6
I_{BB1}	(\overline{RAS} , \overline{CAS} cycling : $t_{RC} = \text{minimum value}$)		200	μA	
I_{DD2}	STANDBY CURRENT		1.5	mA	
I_{CC2}	Power supply standby current	-10	10	μA	
I_{BB2}	($\overline{RAS} = V_{IHC}$, $D_{OUT} = \text{High Impedance}$)		100	μA	
I_{DD3}	REFRESH CURRENT		27	mA	5
I_{CC3}	Average power supply current, refresh mode.	-10	10	μA	
I_{BB3}	(\overline{RAS} cycling, $\overline{CAS} = V_{IHC}$: $t_{RC} = \text{minimum value}$)		200	μA	
I_{DD4}	PAGE MODE CURRENT		27	mA	5
I_{CC4}	Average power supply current, page mode operation				6
I_{BB4}	($\overline{RAS} = V_{IL}$, \overline{CAS} cycling : $t_{PC} = \text{minimum value}$)		200	μA	
$I_I(L)$	INPUT LEAKAGE CURRENT Input leakage current, any input ($V_{BB} = -5V$ $0V \leq V_{IN} \leq +7.0V$, all other pins not under test = 0V)	-10	10	μA	
$I_O(L)$	OUTPUT LEAKAGE CURRENT (D_{OUT} is disabled, $0V \leq V_{OUT} \leq +5.5V$)	-10	10	μA	
V_{OH}	OUTPUT LEVELS Output "H" level voltage ($I_{OUT} = -5mA$)	2.4		V	4
V_{OL}	OUTPUT LEVELS Output "L" level voltage ($I_{OUT} = 4.2mA$)		0.4	V	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{DD} = 12.0V \pm 10\%$; $V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, $V_{BB} = -5.0V \pm 10\%$, $T_a = 0^\circ C \sim 70^\circ C$)


(NOTES 2, 7, 8, 10)

SYMBOL	PARAMETER	TMM416P/D-2		TMM416P/D-3		TMM416P/D-4		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random read or write cycle time	320		375		410		ns	9
t_{RWC}	Read-write cycle time	320		375		425		ns	9
t_{RMW}	Read-modify-write cycle time	320		405		500		ns	9
t_{PC}	Page mode cycle time	170		225		275		ns	
t_{RAC}	Access time from RAS		150		200		250	ns	11, 13
t_{CAC}	Access time from CAS		100		135		165	ns	12, 13
t_{OFF}	Output buffer turn-off delay	0	40	0	50	0	60	ns	14
t_T	Transition time (rise and fall)	3	35	3	50	3	50	ns	10
t_{RP}	RAS precharge time	100		120		150		ns	
t_{RAS}	RAS pulse width	150	32,000	200	32,000	250	32,000	ns	
t_{RSH}	RAS hold time	100		135		165		ns	
t_{CSH}	CAS hold time	150		200		250		ns	
t_{CAS}	CAS pulse width	100	10,000	135	10,000	165	10,000	ns	
t_{RCD}	RAS to CAS delay time	20	50	25	65	35	85	ns	15
t_{CRP}	CAS to RAS precharge time	-20		-20		-20		ns	
t_{ASR}	Row Address set-up time	0		0		0		ns	
t_{RAH}	Row Address hold time	20		25		35		ns	
t_{ASC}	Column Address set-up time	-10		-10		-10		ns	
t_{CAH}	Column Address hold time	45		55		75		ns	
t_{AR}	Column Address hold time referenced to RAS	95		120		160		ns	
t_{RCS}	Read command set-up time	0		0		0		ns	
t_{RCH}	Read command hold time	0		0		0		ns	
t_{WCH}	Write command hold time	45		55		75		ns	
t_{WCR}	Write command hold time referenced to RAS	95		120		160		ns	
t_{WP}	Write command pulse width	45		55		75		ns	
t_{RWL}	Write command to RAS lead time	50		70		85		ns	
t_{CWL}	Write command to CAS lead time	50		70		85		ns	
t_{DS}	Data-in set-up time	0		0		0		ns	16
t_{DH}	Data-in hold time	45		55		75		ns	16
t_{DHR}	Data-in hold time referenced to RAS	95		120		160		ns	
t_{CP}	CAS precharge time (for page- mode cycle only)	60		80		100		ns	
t_{REF}	Refresh period		2		2		2	ms	
t_{WCS}	Write command set-up time	-20		-20		-20		ns	17
t_{CWD}	CAS to WRITE delay	60		80		90		ns	17
t_{RWD}	RAS to WRITE delay	110		145		175		ns	17




TIMING WAVEFORMS


• READ CYCLE




• WRITE CYCLE (EARLY WRITE)



● READ-WRITE/READ-MODIFY-WRITE CYCLE




● "RAS-ONLY" REFRESH CYCLE




Note: $\overline{CAS} = V_{IH}$, WRITE = Don't Care

● PAGE MODE READ CYCLE



● PAGE MODE WRITE CYCLE









CAPACITANCE

($V_{DD} = 12.0V \pm 10\%$, $V_{CC} = 5.0V \pm 10\%$, $V_{SS} = 0V$, $V_{BB} = -5.0V \pm 10\%$, $f = 1\text{MHz}$, $T_a = 0^\circ\text{C} \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
C_{i1}	Input Capacitance (A_0 - A_6), D_{IN}	4	5	pF
C_{i2}	Input Capacitance RAS, CAS, WRITE	8	10	pF
C_o	Output Capacitance (D_{OUT})	5	7	pF

POWER DERATING CHARACTERISTICS



NOTES

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- T_a is specified here for operation at frequencies to $t_{RC} \geq t_{RC}(\text{min.})$. Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met. See Fig. 1 for derating curve.
- All voltages are referenced to V_{SS} .
- Output voltage will swing from V_{SS} to V_{CC} when activated with no current loading. For purposes of maintaining data in standby mode, V_{CC} may be reduced to V_{SS} without affecting refresh operations or data retention. However, the $V_{OH}(\text{min.})$ specification is not guaranteed in this mode.
- I_{DD1} , I_{DD3} and I_{DD4} depend on cycle rate. See figures 2, 3 and 4 for I_{DD} limits at other cycle rates.
- I_{CC1} and I_{CC4} depend upon output loading. During readout of high level data V_{CC} is connected through a low impedance to data out. At all other times I_{CC} consists of leakage currents only.
- After the application of supply voltages or after extended periods of bias (greater than t_{REF} : 2ms) without clocks, the device must perform about eight initialization cycles prior to normal operation.
- AC measurements assume $t_T = 5\text{ns}$.
- The specifications for $t_{RC}(\text{min.})$, $t_{RMW}(\text{min.})$ and $t_{RWC}(\text{min.})$ are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_a \leq 70^\circ\text{C}$) is assured.
- $V_{IH}(\text{min.})$ or $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for

measuring timing of input signals. Also, transition times are measured between $V_{IH}(\text{min.})$ or V_{IH} and V_{IL} .

- Assumes that $t_{RCD} \leq t_{RCD}(\text{max.})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that $t_{RCD} \geq t_{RCD}(\text{max.})$.
- Measured with a load equivalent to 2 TTL loads and 100pF.
- $t_{OFF}(\text{max.})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified a reference point only: if t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled exclusively by t_{CAC} .
- These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WRITE}}$ leading edge in delayed write or read-modify-write cycles.
- t_{WCS} : t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only.

If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle:

If $t_{CWD} \geq t_{CWD}(\text{min.})$ and $t_{RWD} \geq t_{RWD}(\text{min.})$, the cycle is a read-write cycle and the data out will contain data read from the selected cell: if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

APPLICATION INFORMATION

ADDRESSING

The 14 address bits required to decode 1 of the 16,384 cell locations within the TMM416P/D are multiplexed onto the 7 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row Address Strobe ($\overline{\text{RAS}}$), latches the 7 row address bits into the chip. The second clock, the Column Address Strobe ($\overline{\text{CAS}}$), subsequently latches the 7 column address bits into the chip. Each of these signals, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$, triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the $\overline{\text{CAS}}$ clock sequence are inhibited until the occurrence of a delayed signal derived from the $\overline{\text{RAS}}$ clock chain. This "gated $\overline{\text{CAS}}$ " feature allows the $\overline{\text{CAS}}$ clock to be externally activated as soon as the Row Address Hold Time specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of $\overline{\text{WRITE}}$ and $\overline{\text{CAS}}$ while $\overline{\text{RAS}}$ is active. The later of the signals ($\overline{\text{WRITE}}$ or $\overline{\text{CAS}}$) to make its negative transition is the strobe for the Data In (D_{IN}) register. This permits several options in the write cycle timing. In a write cycle, if the $\overline{\text{WRITE}}$ input is brought low (active) prior to $\overline{\text{CAS}}$, the D_{IN} is strobed by $\overline{\text{CAS}}$ and the set-up and hold times are referenced to $\overline{\text{CAS}}$. If the input data is not available at $\overline{\text{CAS}}$ time or if it is desired that the cycle be a read-write cycle the $\overline{\text{WRITE}}$ signal will be delayed until after $\overline{\text{CAS}}$ has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of $\overline{\text{WRITE}}$ rather than $\overline{\text{CAS}}$. (To illustrate this feature, D_{IN} is referenced to $\overline{\text{WRITE}}$ in the timing diagrams depicting the read-write and page-mode write cycles while the "early write" cycle diagram shows D_{IN} referenced to $\overline{\text{CAS}}$).

Data is retrieved from the memory in a read cycle by maintaining $\overline{\text{WRITE}}$ in the inactive or high state throughout the portion of the memory cycle in which $\overline{\text{CAS}}$ is active (low). Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT CONTROL

The normal condition of the Data Output (D_{OUT}) of the TMM416P/D is the high impedance (open-circuit) state. That is to say, anytime $\overline{\text{CAS}}$ is at a high level, the D_{OUT} pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. D_{OUT} will remain valid from access time until $\overline{\text{CAS}}$ is taken back to the inactive (high level) condition.

If the memory cycle in progress is a read, read-modify write, or a delayed write cycle, then the data output will go from the high impedance state to the active condition, and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. Once having gone active, the output will remain valid until $\overline{\text{CAS}}$ is taken to the precharge (logic 1) state, whether or not $\overline{\text{RAS}}$ goes into precharge.

If the cycle in progress is an "early-write" cycle ($\overline{\text{WRITE}}$ active before $\overline{\text{CAS}}$ goes active), then the output pin will maintain the high impedance state throughout the entire cycle. Note that with this type of output configuration, the user is given full control of the D_{OUT} pin simply by controlling the placement of $\overline{\text{WRITE}}$ command during a write cycle, and the pulse width of the Column Address Strobe during read operations. Note also that even though data is not latched at the output, data can remain valid from access time until the beginning of a subsequent cycle without paying any penalty in overall memory cycle time (stretching the cycle).

PAGE MODE OPERATION

The "Page-Mode" feature of the TMM416P/D allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by

strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "page-mode" of operation will not dissipate the power associated with the negative going edge of $\overline{\text{RAS}}$. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 128 row addresses within each 2 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with " $\overline{\text{RAS}}$ -only" cycles, $\overline{\text{RAS}}$ only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the I_{DD3} specification.

POWER CONSIDERATIONS

Most of the circuitry used in the TMM416P/D is dynamic and most of the power drawn is the result of an address strobe edge. (refer to the TMM416P/D cur-

rent waveforms in Fig. 5). In system applications requiring lower power dissipation, the operating frequency (cycle rate) of the TMM416P/D can be reduced and the (guaranteed maximum) average power dissipation of the device will be lowered in accordance with the I_{DD1} (max.) spec limit curve illustrated in Fig. 2.

It is possible to operate certain versions of the TMM416P/D family (-2 and 3 speed selections for example) at frequencies higher than specified, provided all AC operating parameters are met. Operation at shorter cycle times ($< t_{\text{RC}}$ min.) results in higher power dissipation and, therefore, a reduction in ambient temperature is required. Refer to Fig. 1 for derating curve.










POWER UP










The TMM416P/D requires no particular power supply sequencing so long as the Absolute Maximum Rating Conditions are observed. However, in order to insure compliance with the Absolute Maximum Ratings, TOSHIBA recommends sequencing of power supplies such that V_{BB} is applied first and removed last. V_{BB} should never be more positive than V_{SS} when power is applied to V_{DD} .

TYPICAL CURRENT WAVEFORMS




TYPICAL CHARACTERISTICS






OUTLINE DRAWINGS



● Plastic Package



Unit in mm



● Cerdip Package



Note: 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect to No. 1 and No. 16 leads.
2. All dimensions are in millimeters.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Feb., 1981 Toshiba Corporation



TOSHIBA MOS MEMORY PRODUCTS

65,536 WORD X 1 BIT DYNAMIC RAM

N-CHANNEL SILICON GATE MOS

TMM4164C-3 TMM4164C-4

DESCRIPTION

The TMM4164C is the new generation dynamic RAM organized 65,536 words by 1 bit, it is successor to the industry standard TMM416D/P.

The TMM4164C utilizes TOSHIBA's double poly N-channel Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user.

FEATURES


- 65,536 words by 1 bit organization
- Fast access time and cycle time

DEVICE	t _{RAC}	t _{RC}
TMM4164C-3	150 ns	320 ns
TMM4164C-4	200 ns	330 ns

- Single power supply of 5V ± 10% with a built-in V_{BB} generator
- Low power; 275mW operating (MAX.)
27.5mW standby (MAX.)

PIN CONNECTION

(TOP VIEW)



PIN NAMES


A ₀ ~ A ₇	Address Inputs
CAS	Column Address Strobe
D _{IN}	Data In
NC	No - Connection
D _{OUT}	Data Out
RAS	Row Address Strobe
WRITE	Read/Write Input
V _{CC}	Power (+5V)
V _{SS}	Ground

Multiplexed address inputs permit the TMM4164C to be packaged in a standard 16 pin ceramic DIP. This package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment.

System oriented features single power supply of 5V include ± 10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

- Industry standard 16 pin ceramic DIP
- Output unlatched at cycle end allows two-dimensional chip selection
- Common I/O capability using "EARLY WRITE" operation
- Read-Modify-Write, $\overline{\text{RAS}}$ -only refresh and Page Mode capability
- All inputs and output TTL compatible
- 128 refresh cycles/2ms

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input and Output Voltage	V_{IN}, V_{OUT}	-1 ~ 7	V	1
Power Supply Voltage	V_{CC}	-1 ~ 7	V	1
Operating Temperature	T_{OPR}	0 ~ 70	°C	1
Storage Temperature	T_{STG}	-55 ~ 150	°C	1
Soldering Temperature · Time	T_{SOLDER}	260 · 10	°C · sec	1
Power Dissipation	P_D	1	W	1
Short Circuit Output Current	I_{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	NOTES
V_{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V_{IH}	Input High Voltage	2.4		6.5	V	2
V_{IL}	Input Low Voltage	-1.0		0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V ± 10%, Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	NOTES
I_{CC1}	OPERATING CURRENT Average Power Supply Operating Current (RAS, CAS Cycling: $t_{RC} = t_{RC}$ MIN.)			50	mA	3, 4
I_{CC2}	STANDBY CURRENT Power Supply Standby Current (RAS = V_{IH} , $D_{OUT} =$ High Impedance)			5	mA	
I_{CC3}	REFRESH CURRENT Average Power Supply Current, Refresh Mode (RAS Cycling, CAS = V_{IH} : $t_{RC} = t_{RC}$ MIN.)			40	mA	3
I_{CC4}	PAGE MODE CURRENT Average Power Supply Current, Page Mode (RAS = V_{IL} , CAS Cycling: $t_{PC} = t_{PC}$ MIN.)			40	mA	3, 4
$I_{I(L)}$	INPUT LEAKAGE CURRENT Input Leakage Current, any Input ($0V \leq V_{IN} \leq 6.5V$, All Other Pins Not Under Test = 0V)	-10		10	μA	
$I_{O(L)}$	OUTPUT LEAKAGE CURRENT (D_{OUT} is disabled, $0V \leq V_{OUT} \leq +5.5V$)	-10		10	μA	
V_{OH}	OUTPUT LEVEL Output "H" Level Voltage ($I_{OUT} = -5mA$)	2.4			V	
V_{OL}	OUTPUT LEVEL Output "L" Level Voltage ($I_{OUT} = 4.2mA$)			0.4	V	


ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC} = 5V \pm 10\%$, $T_a = 0 \sim 70^\circ C$) (Notes 5, 6, 7)


SYMBOL	PARAMETER	TMM4164C-3		TMM4164C-4		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	320		330		ns	
t_{RWC}	Read-Write Cycle Time	320		350		ns	
t_{RMW}	Read-Modify-Write Cycle Time	320		405		ns	
t_{PC}	Page Mode Cycle Time	170		225		ns	
t_{RAC}	Access Time from \overline{RAS}		150		200	ns	8, 10
t_{CAC}	Access Time from \overline{CAS}		100		135	ns	9, 10
t_{OFF}	Output Buffer Turn-Off Delay	0	40	0	50	ns	11
t_T	Transition Time (Rise and Fall)	3	35	3	50	ns	6
t_{RP}	\overline{RAS} Precharge Time	100		120		ns	
t_{RAS}	\overline{RAS} Pulse Width	150	10,000	200	10,000	ns	
t_{RSH}	\overline{RAS} Hold Time	100		135		ns	
t_{CSH}	\overline{CAS} Hold Time	150		200		ns	
t_{CAS}	\overline{CAS} Pulse Width	100	10,000	135	10,000	ns	
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	25	50	30	65	ns	12
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	0		0		ns	
t_{ASR}	Row Address Set-Up Time	0		0		ns	
t_{RAH}	Row Address Hold Time	15		20		ns	
t_{ASC}	Column Address Set-Up Time	0		0		ns	
t_{CAH}	Column Address Hold Time	45		55		ns	
t_{AR}	Column Address Hold Time Referenced to \overline{RAS}	95		120		ns	
t_{RCS}	Read Command Set-Up Time	0		0		ns	
t_{RCH}	Read Command Hold Time	0		0		ns	
t_{WCH}	Write Command Hold Time	45		55		ns	
t_{WCR}	Write Command Hold Time Referenced to \overline{RAS}	95		120		ns	
t_{WP}	Write Command Pulse Width	45		55		ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	50		70		ns	
t_{CWL}	Write Command to \overline{CAS} Lead Time	50		70		ns	
t_{DS}	Data-In Set-Up Time	0		0		ns	13
t_{DH}	Data-In Hold Time	45		55		ns	13
t_{DHR}	Data-In Hold Time Referenced to \overline{RAS}	95		120		ns	
t_{CP}	\overline{CAS} Precharge Time (for Page Mode Cycle Only)	60		80		ns	
t_{REF}	Refresh Period		2		2	ms	
t_{WCS}	Write Command Set-Up Time	-10		-10		ns	14
t_{CWD}	\overline{CAS} to \overline{WRITE} Delay	60		80		ns	14
t_{RWD}	\overline{RAS} to \overline{WRITE} Delay	110		145		ns	14

TIMING WAVEFORMS


• READ CYCLE




• WRITE CYCLE (EARLY WRITE)




● READ-WRITE/READ-MODIFY-WRITE CYCLE




● "RAS-ONLY" REFRESH CYCLE



• PAGE MODE READ CYCLE



• PAGE MODE WRITE CYCLE



CAPACITANCE

($V_{CC} = 5V \pm 10\%$, $f = 1\text{MHz}$, $T_a = 0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS
C_{I1}	Input Capacitance ($A_0 \sim A_7, D_{IN}$)		4	5	pF
C_{I2}	Input Capacitance (RAS, CAS, WRITE)		8	10	pF
C_o	Output Capacitance (D_{OUT})		5	7	pF

NOTES:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- All voltages are referenced to V_{SS} .
- I_{CC1} , I_{CC3} , I_{CC4} depend on cycle rate.
- I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
- An initial pause of $100\mu\text{s}$ is required after power-up followed by any 8 $\overline{\text{RAS}}$ cycles before proper device operation is achieved.
- AC measurements assume $t_T = 5\text{ns}$.
- V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- Assumes that $t_{RCD} \leq t_{RCD}(\text{max.})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that $t_{RCD} \geq t_{RCD}(\text{max.})$.
- Measured with a load equivalent to 2 TTL loads and 100pF .
- $t_{OFF}(\text{max.})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled exclusively by t_{CAC} .
- These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WRITE}}$ leading edge in delayed write or read-modify-write cycles.
- t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle:
If $t_{CWD} \geq t_{CWD}(\text{min.})$ and $t_{RWD} \geq t_{RWD}(\text{min.})$, the cycle is a read-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

APPLICATION INFORMATION

ADDRESSING

The 16 address bits required to decode 1 of the 65,536 cell locations within the TMM4164C are multiplexed onto the 8 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row Address Strobe ($\overline{\text{RAS}}$), latches the 8 row address bits into the chip. The second clock, the Column Address Strobe ($\overline{\text{CAS}}$), subsequently latches the 8 column address bits into the chip. Each of these signals, $\overline{\text{RAS}}$, and $\overline{\text{CAS}}$, triggers a sequence of events which are controlled by different

delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the $\overline{\text{CAS}}$ clock sequence are inhibited until the occurrence of a delayed signal derived from the $\overline{\text{RAS}}$ clock chain. This "gated $\overline{\text{CAS}}$ " feature allows the $\overline{\text{CAS}}$ clock to be externally activated as soon as the Row Address Hold Time specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of $\overline{\text{WRITE}}$ and $\overline{\text{CAS}}$ while $\overline{\text{RAS}}$ is active. The later of the signals ($\overline{\text{WRITE}}$ or $\overline{\text{CAS}}$) to make its negative transition is the strobe for the Data In (D_{IN}) register. This permits several options in the write cycle timing. In a write cycle, if the $\overline{\text{WRITE}}$ input is brought low (active) prior to $\overline{\text{CAS}}$, the D_{IN} is strobed by $\overline{\text{CAS}}$ and the set-up and hold times are referenced to $\overline{\text{CAS}}$. If the input data is not available at $\overline{\text{CAS}}$ time or if it is desired that the cycle be a read-write cycle the $\overline{\text{WRITE}}$ signal will be delayed until after $\overline{\text{CAS}}$ has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of $\overline{\text{WRITE}}$ rather than $\overline{\text{CAS}}$. (To illustrate this feature, D_{IN} is referenced to $\overline{\text{WRITE}}$ in the timing diagrams depicting the read-write and page mode write cycles while the "early write" cycle diagram shows D_{IN} referenced to $\overline{\text{CAS}}$).

Data is retrieved from the memory in a read cycle by maintaining $\overline{\text{WRITE}}$ in the inactive or high state throughout the portion of the memory cycle in which $\overline{\text{CAS}}$ is active (low). Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT CONTROL

The normal condition of the Data Output (D_{OUT}) of the TMM4164C is the high impedance (open cir-

cuit) state. That is to say, anytime $\overline{\text{CAS}}$ is at a high level, the D_{OUT} pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. D_{OUT} will remain valid from access time until $\overline{\text{CAS}}$ is taken back to the inactive (high level) condition.


PAGE MODE

The "Page-Mode" feature of the TMM4164C allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the $\overline{\text{RAS}}$ signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "Page-Mode" of operation will not dissipate the power associated with the negative going edge of $\overline{\text{RAS}}$. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 128 row address ($A_0 \sim A_6$) within each 2 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with " $\overline{\text{RAS}}$ -only" cycles, $\overline{\text{RAS}}$ only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the I_{CC3} specification.

OUTLINE DRAWINGS



Note: Each lead pitch is 2.54 mm. All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 16 leads.
All dimensions are in millimeters.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Nov., 1981 Toshiba Corporation

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input and Output Voltage	V_{IN}, V_{OUT}	-1 ~ 7	V	1
Power Supply Voltage	V_{CC}	-1 ~ 7	V	1
Operating Temperature	T_{OPR}	0 ~ 70	°C	1
Storage Temperature	T_{STG}	-55 ~ 150	°C	1
Soldering Temperature · Time	T_{SOLDER}	260 · 10	°C · sec	1
Power Dissipation	P_D	600	mW	1
Short Circuit Output Current	I_{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	NOTES
V_{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V_{IH}	Input High Voltage	2.4		6.5	V	2
V_{IL}	Input Low Voltage	-1.0		0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC} = 5V ± 10%, Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	NOTES
I_{CC1}	OPERATING CURRENT Average Power Supply Operating Current (RAS, CAS Cycling: $t_{RC} = t_{RC \text{ MIN.}}$)			50	mA	3,4
I_{CC2}	STANDBY CURRENT Power Supply Standby Current (RAS = V_{IH} , D_{OUT} = High Impedance)			5	mA	
I_{CC3}	REFRESH CURRENT Average Power Supply Current, Refresh Mode (RAS Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC \text{ MIN.}}$)			40	mA	3
I_{CC4}	PAGE MODE CURRENT Average Power Supply Current, Page Mode (RAS = V_{IL} , CAS Cycling: $t_{PC} = t_{PC \text{ MIN.}}$)			40	mA	3,4
$I_I (L)$	INPUT LEAKAGE CURRENT (D_{OUT} is disabled, $0V \leq V_{OUT} \leq +5.5V$ All Other Pins Not Under Test = 0V)	-10		10	μA	
$I_O (L)$	OUTPUT LEAKAGE CURRENT Input Leakage Current, any Input ($0V \leq V_{IN} \leq 6.5V$)	-10		10	μA	
V_{OH}	OUTPUT LEVEL Output "H" Level Voltage ($I_{OUT} = -5mA$)	2.4			V	
V_{OL}	OUTPUT LEVEL Output "L" Level Voltage ($I_{OUT} = 4.2mA$)			0.4	V	


ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC} = 5V \pm 10\%$, $T_a = 0 \sim 70^\circ C$) (Notes 5, 6, 7)


SYMBOL	PARAMETER	TMM4164P-2		TMM4164P-3		TMM4164P-4		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random read or write cycle time	260		260		330		ns	
t_{RWC}	Read-write cycle time	260		270		335		ns	
t_{RMW}	Read-modify-write cycle time	265		310		390		ns	
t_{PC}	Page mode cycle time	140		170		225		ns	
t_{RAC}	Access time from RAS		120		150		200	ns	8, 10
t_{CAC}	Access time from CAS		80		100		135	ns	9, 10
t_{OFF}	Output buffer turn-off delay	0	35	0	40	0	50	ns	11
t_T	Transition time (rise and fall)	3	35	3	35	3	50	ns	6
t_{RP}	RAS precharge time	90		100		120		ns	
t_{RAS}	RAS pulse width	120	10,000	150	10,000	200	10,000	ns	
t_{RSH}	RAS hold time	80		100		135		ns	
t_{CSH}	CAS hold time	120		150		200		ns	
t_{CAS}	CAS pulse width	80	10,000	100	10,000	135	10,000	ns	
t_{RCD}	RAS to CAS delay time	25	40	25	50	30	65	ns	12
t_{CRP}	CAS to RAS precharge time	0		0		0		ns	
t_{ASR}	Row Address set-up time	0		0		0		ns	
t_{RAH}	Row Address hold time	15		15		20		ns	
t_{ASC}	Column Address set-up time	0		0		0		ns	
t_{CAH}	Column Address hold time	40		45		55		ns	
t_{AR}	Column Address hold time referenced to RAS	80		95		120		ns	
t_{RCS}	Read command set-up time	0		0		0		ns	
t_{RCH}	Read command hold time	0		0		0		ns	
t_{WCH}	Write command hold time	40		45		55		ns	
t_{WCR}	Write command hold time referenced to RAS	80		95		120		ns	
t_{WP}	Write command pulse width	40		45		55		ns	
t_{RWL}	Write command to RAS lead time	40		45		55		ns	
t_{CWL}	Write command to CAS lead time	40		45		55		ns	
t_{DS}	Data-in set-up time	0		0		0		ns	13
t_{DH}	Data-in hold time	40		45		55		ns	13
t_{DHR}	Data-in hold time referenced to RAS	80		95		120		ns	
t_{CP}	CAS precharge time (for page-mode cycle only)	50		60		80		ns	
t_{REF}	Refresh period		2		2		2	ms	
t_{WCS}	Write command set-up time	-10		-10		-10		ns	14
t_{CWD}	CAS to WRITE to delay	50		60		80		ns	14
t_{RWD}	RAS to WRITE delay	90		110		145		ns	14

TIMING WAVEFORMS


• READ CYCLE




• WRITE CYCLE (EARLY WRITE)



● READ-WRITE/READ-MODIFY-WRITE CYCLE




● "RAS-ONLY" REFRESH CYCLE




Note: $\overline{\text{CAS}} = V_{\text{IH}}$, $\overline{\text{WRITE}} = \text{Don't Care}$, $A_7 = \text{Don't Care}$

Don't Care

● PAGE MODE READ CYCLE



● PAGE MODE WRITE CYCLE



CAPACITANCE

($V_{CC} = 5V \pm 10\%$, $f = 1\text{MHz}$, $T_a = 0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS
C_{I1}	Input Capacitance ($A_0 \sim A_7, D_{IN}$)		4	5	pF
C_{I2}	Input Capacitance (RAS, CAS, WRITE)		8	10	pF
C_O	Output Capacitance (D_{OUT})		5	7	pF

NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. An initial pause of $200\mu\text{s}$ is required after power-up followed by an 8 $\overline{\text{RAS}}$ cycles before proper device operation is achieved.
6. AC measurements assume $t_T = 5\text{ns}$.
7. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Assumes that $t_{RCD} \leq t_{RCD}(\text{max.})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\text{max.})$.
10. Measured with a load equivalent to 2 TTL loads and 100pF .
11. t_{OFF} (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
12. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled exclusively by t_{CAC} .
13. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WRITE}}$ leading edge in read-write or read-modify-write cycles.
14. t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle:
If $t_{CWD} \leq t_{CWD}(\text{min.})$ and $t_{RWD} \leq t_{RWD}(\text{min.})$, the cycle is read-write cycle or read-modify-cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

APPLICATION INFORMATION

ADDRESSING

The 16 address bits required to decode 1 of the 65,536 cell locations within the TMM4164P are multiplexed onto the 8 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row Address Strobe ($\overline{\text{RAS}}$), latches the 8 row address bits into the chip. The second clock, the Column Address Strobe ($\overline{\text{CAS}}$), subsequently latches the 8 column address bits into the chip. Each of these signals, $\overline{\text{RAS}}$, and $\overline{\text{CAS}}$, triggers a sequence of events which are controlled by different

delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the $\overline{\text{CAS}}$ clock sequence are inhibited until the occurrence of a delayed signal derived from the $\overline{\text{RAS}}$ clock chain. This "gated $\overline{\text{CAS}}$ " feature allows the $\overline{\text{CAS}}$ clock to be externally activated as soon as the Row Address Hold Time specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of $\overline{\text{WRITE}}$ and $\overline{\text{CAS}}$ while $\overline{\text{RAS}}$ is active. The later of the signals ($\overline{\text{WRITE}}$ or $\overline{\text{CAS}}$) to make its negative transition is the strobe for the Data In (D_{IN}) register. This permits several options in the write cycle timing. In a write cycle, if the $\overline{\text{WRITE}}$ input is brought low (active) prior to $\overline{\text{CAS}}$, the D_{IN} is strobed by $\overline{\text{CAS}}$ and the set-up and hold times are referenced to $\overline{\text{CAS}}$. If the input data is not available at $\overline{\text{CAS}}$ time or if it is desired that the cycle be a read-write cycle, the $\overline{\text{WRITE}}$ signal will be delayed until after $\overline{\text{CAS}}$ has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of $\overline{\text{WRITE}}$ rather than $\overline{\text{CAS}}$. (To illustrate this feature, D_{IN} is referenced to $\overline{\text{WRITE}}$ in the timing diagrams depicting the read-write and page mode write cycles while the "early write" cycle diagram shows D_{IN} referenced to $\overline{\text{CAS}}$).

Data is retrieved from the memory in a read cycle by maintaining $\overline{\text{WRITE}}$ in the inactive or high state throughout the portion of the memory cycle in which $\overline{\text{CAS}}$ is active (low). Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT CONTROL

The normal condition of the Data Output (D_{OUT}) of the TMM4164P is the high impedance (open cir-

cuit) state. That is to say, anytime $\overline{\text{CAS}}$ is at a high level, the D_{OUT} pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. D_{OUT} will remain valid from access time until $\overline{\text{CAS}}$ is taken back to the inactive (high level) condition.


PAGE MODE

The "Page-Mode" feature of the TMM4164P allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the $\overline{\text{RAS}}$ signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "Page-Mode" of operation will not dissipate the power associated with the negative going edge of $\overline{\text{RAS}}$. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 128 row address ($A_0 \sim A_6$) within each 2 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with " $\overline{\text{RAS}}$ -only" cycles, $\overline{\text{RAS}}$ only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the I_{CC3} specification.

OUTLINE DRAWINGS



Note: Each lead pitch is 2.54 mm. All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 16 leads.
All dimensions are in millimeters.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Apr., 1982 Toshiba Corporation

Static Random Access Memories



TOSHIBA MOS MEMORY PRODUCTS

1024 WORD x 4 BIT STATIC RAM

N CHANNEL SILICON GATE DEPLETION LOAD

TMM314AP

TMM314AP-1

TMM314AP-3

TMM314APL

TMM314APL-1

TMM314APL-3

DESCRIPTION

TMM314AP family is 1024 word x 4 bit high speed read write memories operated with 5 V single power supply. The memories with 6 Tr. cells are static in operation and require no clocks or refresh period and suitable for use in microprocessor application systems where high performance, low cost, simple interfacing are important design objectives.

TMM314AP family is able to be connected to

TTL directly and to drive 1 STTL or 5 LSTTLs.

TMM314AP family is fabricated with N channel silicon gate depletion load type MOS technology by ion implantation for fast speed, stable performance and reliability.

The chip is moulded in the standard 18 pin plastic package of 0.3 inch width for low cost and high density assembly.


FEATURES

- Fully decoded 1024 word x 4 bit organization
- Static operation – No clocks or refresh period
- Single 5V supply voltage – $V_{CC} = 5V \pm 10\%$
- Easy memory expansion – CS input
- Three state output – Wired OR tie capability
- Inputs and outputs directly TTL compatible
- Data input/output terminal is common
- Input protected – All inputs have protection against static charge
- 2114 Type Pin compatible

- Low Power dissipation and Access time
- Power and Access time (maximum value)

	Access time	Power
TMM314AP-1	200 ns	550 mW
TMM314AP-3	300 ns	550 mW
TMM314AP	450 ns	550 mW
TMM314APL-1	200 ns	385 mW
TMM314APL-3	300 ns	385 mW
TMM314APL	450 ns	385 mW


PIN CONNECTION (TOP VIEW)



PIN NAMES

A ₀ ~ A ₃	Column Address Inputs
A ₄ ~ A ₉	Row Address Inputs
I/O ₁ ~ I/O ₄	Data Input/Output
CS	Chip Select Input
WE	Write Enable Input
V _{CC}	Supply Voltage
GND	Ground

BLOCK DIAGRAM



MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	Supply Voltage	-0.5 ~ 7.0	V
V _{I/O}	Input/Output Voltage	-0.5 ~ 7.0	V
T _{OPR}	Operating Temperature	0 ~ 70	°C
T _{STG}	Storage Temperature	-55 ~ 150	°C
T _{SOLDER}	Soldering Temperature · Time	260 · 10	°C · sec
P _D	Power dissipation (Ta = 70°C)	850	mW

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	—	2.0	—	V _{CC}	V
V _{IL}	Input Low Voltage	—	-0.5	—	0.8	V
V _{CC}	Supply Voltage	—	4.5	5	5.5	V

DC CHARACTERISTICS (Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.*	MAX.	UNIT
I _{IH}	Input High Current	V _{IN} = 5.50 V	—	—	10	μA
I _{IL}	Input Low Current	V _{IN} = 0 V	—	—	-10	μA
V _{OH}	Output High Voltage	I _{SOURCE} = -1.0 mA	2.4	2.8	—	V
V _{OL}	Output Low Voltage	I _{SINK} = 2.1 mA	—	0.15	0.4	V
I _{OH}	Output High Current	V _{OUT} = 2.4 V	-1.0	-5.5	—	mA
I _{OL}	Output Low Current	V _{OUT} = 0.4 V	2.1	6.5	—	mA
I _{LO}	Output Leakage Current	C _E = V _{IH} or W _E = V _{IL} V _{OUT} = 0.4 V ~ V _{CC}	—	—	± 10	μA
I _{CC1}	Supply Current	TMM314A	25°C 0°C	— —	64 70	mA
		PL/PL-1/PL-3 I _{OUT} = 0 mA				
I _{CC2}	Supply Current	TMM314A	25°C 0°C	— —	90 100	mA
		P/P-1/P-3 I _{OUT} = 0 mA				

* Ta = 25°C, V_{CC} = 5V

AC CHARACTERISTICS (Ta = 0 ~ 70°C, VCC = 5V ± 10%, CL = 100pF, tr, tf ≤ 10 ns)
READ CYCLE

SYMBOL	PARAMETER	TMM314AP-1/APL-1		TMM314AP-3/APL-3		TMM314AP/APL		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	200	—	300	—	450	—	ns
t _{ACC}	Access Time	—	200	—	300	—	450	ns
t _{CO}	Chip Select Time	—	70	—	100	—	100	ns
t _{CX}	Output Active from CS	20	—	20	—	20	—	ns
t _{OD}	Chip Deselect Time	0	40	0	80	0	100	ns
t _{OH}	Output Hold from Address Change	20	—	20	—	20	—	ns

WRITE CYCLE

SYMBOL	PARAMETER	TMM314AP-1/APL-1		TMM314AP-3/APL-3		TMM314AP/APL		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	200	—	300	—	450	—	ns
t _{WP}	Write Pulse Width	120	—	150	—	200	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	ns
t _{ODW}	Output High Z from \overline{WE}	0	40	0	80	0	100	ns
t _{DS}	Data Setup Time	120	—	150	—	200	—	ns
t _{DH}	Data Hold Time	0	—	0	—	0	—	ns
t _{AW}	Address to Write Setup Time	30	—	30	—	30	—	ns


CAPACITANCE (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = AC Ground	—	—	5	pF
C _{OUT}	Output Capacitance	V _{OUT} = AC Ground	—	—	5	pF


Note: This parameter is periodically sampled and not 100% tested.

TIMING WAVEFORMS

READ CYCLE









WRITE CYCLE




Note 1 : \overline{WE} is high for a READ CYCLE.

2 : t_{WP} is measured from the latter of \overline{CS} or \overline{WE} going low to the earlier of \overline{CS} or \overline{WE} going high.

TYPICAL CHARACTERISTICS



OUTLINE DRAWINGS



Notes: Each lead pitch is 2.54 mm. All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 18 leads.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Mar., 1980 Toshiba Corporation

Distributed by



TOSHIBA MOS MEMORY PRODUCTS

4096 WORD x 1 BIT STATIC RAM
N CHANNEL SILICON GATE DEPLETION LOAD

TMM315D
TMM315D-1

DESCRIPTION

TMM315D/TMM315D-1 are 4096 word x 1 bit read write memories operated with 5V single power supply. The memories are static in operation and require no clocks or refresh period. This device has two types in data access - address access and chip select access which are equal and very high speed. When \overline{CS} goes high, this device is deselected and changes into the low power standby mode automatically, and keep its state during the period that \overline{CS} is high. Accordingly, this device is suitable for use in

FEATURES

- Fully decoded 4096 word x 1 bit organization
- Static operation — No clocks
- 5V single power supply
- Easy memory expansion — \overline{CS} input
- Standby feature — $\overline{CS} = V_{IH}$
- I/O separate
- Three state output
- Directly TTL compatible


larger memory system which the majority of devices are deselected, and is suitable for use in cache memory required very high speed. TMM315D/TMM315D-1 are directly TTL compatible and its output can drive the TTL up to 5. TMM315D/TMM315D-1 are fabricated with N-channel silicon gate depletion load type technology for stable and high performance. The chip is mounted in the standard 18 pin package of 0.3 inch width for low cost purpose.

- Current and Access time (Maximum value)

PARAMETER	TMM315D-1	TMM315D
Active Current (Max.)	180 mA	160 mA
Standby Current (Max.)	30 mA	20 mA
Address Access time	55 ns	70 ns
Chip select Access time	55 ns	70 ns

- Pin to pin compatible — i2147/i2147-3
- Inputs protected — All inputs have protection against static charge.


PIN CONNECTION (TOP VIEW)



PIN NAMES

A ₀ ~ A ₅	Row Address inputs
A ₆ ~ A ₁₁	Column Address inputs
D _{IN}	Data input
D _{OUT}	Data output
\overline{CS}	Chip select input
\overline{WE}	Write enable input
V _{cc} /GND	Power supply

BLOCK DIAGRAM



OPERATION MODE

\overline{CS}	\overline{WE}	Output	Power	Mode
H	*	High-Impedance	Standby	Deselected
L	H	Data out	Active	Read
L	L	High-Impedance	Active	Write

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V_{CC}	Power supply voltage	-1.5 ~ 7.0	V
$V_{IN, OUT}$	Input and output voltage	-1.5 ~ 7.0	V
T_{opr}	Operating temperature	0 ~ 70	°C
T_{strg}	Storage temperature	-55 ~ 150	°C
T_{solder}	Soldering temperature · time	260 · 10	°C · sec
P_D	Power dissipation ($T_a = 70^\circ\text{C}$)	1.0	W
I_{out}	DC output current	20	mA

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{IH}	Input high voltage	—	2.0	—	6.0	V
V_{IL}	Input low voltage	—	-1.0	—	0.8	V
V_{CC}	Power supply voltage	—	4.5	5.0	5.5	V

DC and OPERATING CHARACTERISTICS

$T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$, unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
V_{OH}	Output high voltage	$I_{source} = -4.0 \text{ mA}$	2.4	—	—	V	
V_{OL}	Output low voltage	$I_{sink} = 8 \text{ mA}$	—	—	0.4	V	
I_{OH}	Output high current	$V_{OH} = 2.4\text{V}$	-4.0	—	—	mA	
I_{OL}	Output low current	$V_{OL} = 0.4\text{V}$	8.0	—	—	mA	
I_{LI}	Input leakage current	$V_{IN} = 0 \sim V_{CC}$	—	± 0.01	± 10	μA	
I_{LO}	Output leakage current	$V_{OUT} = 0 \sim 4.5\text{V}$ $\overline{CS} = V_{IH}$ or $\overline{WE} = V_{IL}$	—	± 0.1	± 50	μA	
I_{CC}	Operating current	$\overline{CS} = V_{IL}$	TMM315D	—	—	160	mA
		output open	TMM315D-1	—	—	180	mA
I_{SB}	Standby current	$\overline{CS} = V_{IH}$	TMM315D	—	—	20	mA
		output open	TMM315D-1	—	—	30	mA
I_{SBP}	Peak power on current	$\overline{CS} = V_{IH}$	TMM315D	—	—	50	mA
		during power on	TMM315D-1	—	—	70	mA

* Typical values are at $V_{CC} = 5.0\text{V}$, $T_a = 25^\circ\text{C}$.

A.C. CHARACTERISTICS

Ta = 0 ~ 70°C, VCC = 5V ± 10%, unless otherwise noted.

• READ CYCLE

SYMBOL	PARAMETER	TMM315D-1		TMM315D		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read cycle time	55	—	70	—	ns
t _{ACC}	Address access time	—	55	—	70	ns
t _{CO1}	Chip select access time 1	—	55	—	70	ns
t _{CO2}	Chip select access time 2	—	65	—	80	ns
t _{OH}	Output hold from address change	5	—	5	—	ns
t _{LZ}	Chip selection to output in low Z	10	—	10	—	ns
t _{HZ}	Chip deselection to output in high Z	0	40	0	40	ns
t _{PU}	Chip selection to power up time	0	—	0	—	ns
t _{PD}	Chip deselection to power down time	—	30	—	30	ns

• WRITE CYCLE

SYMBOL	PARAMETER	TMM315D-1		TMM315D		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write cycle time	55	—	70	—	ns
t _{CW}	Chip selection to end of write	45	—	55	—	ns
t _{AW}	Address valid to end of write	45	—	55	—	ns
t _{AS}	Address set up time	0	—	0	—	ns
t _{WP}	Write pulse width	35	—	40	—	ns
t _{WR}	Write recovery time	10	—	15	—	ns
t _{DS}	Data set up time	25	—	30	—	ns
t _{DH}	Data hold time	10	—	10	—	ns
t _{ODW}	Write enable to output in high Z	0	30	0	35	ns
t _{WO}	Output active from end of write	0	—	0	—	ns

• AC TEST CONDITIONS

Input pulse levels	0 ~ 3.5V
Input rise and fall times	10 ns
Input and output timing reference levels	1.5V
Output load	See Fig. 1





Fig. 1 Output load

CAPACITANCE (Ta = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	MAX.	UNIT
C _{IN}	Input capacitance	5	pF
C _{OUT}	Output capacitance	7	pF


This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS



- Note: (1) Addresses are to valid prior to or coincident with \overline{CS} transition low.
 (2) t_{CO1} : Chip is deselected for a time that is greater than 55 ns prior to selection.
 t_{CO2} : Chip is deselected for a time that is less than 55 ns prior to selection.

OUTLINE DRAWINGS



- Note: 1. Each lead pitch is 2.54 mm. All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 18 leads.
 2. All dimensions are in millimeters.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.
 © Aug., 1980 Toshiba Corporation



TOSHIBA MOS MEMORY PRODUCTS

2048 WORD X 8 BIT STATIC RAM

N CHANNEL SILICON GATE DEPLETION LOAD

TMM2016P/D
TMM2016P-1/D-1
TMM2016P-2/D-2

DESCRIPTION

The TMM2016P/D is a 16384-bit static random access memory organized as 2048-words by 8-bits and operates from a single 5V power supply. Common 8-bit input/output, output enable (\overline{OE}) and pin-compatibility with 2716 type EPROM (TMM323D) allow a wide application in microprocessor peripheral memory.

In memory expansion, low power application is possible by using the chip select input (\overline{CS}). When \overline{CS}

is in V_{IH} level, the device is in low power standby mode.

TMM2016P/D is fabricated with ion implanted N-channel silicon gate technology. This technology provides high performance and high reliability. The TMM2016P/D is offered in both standard 24 pin plastic and cerdip packages, 0.6 inch in width.

FEATURES


- Pin compatible with 2716 type EPROM
- Single 5V supply – $V_{CC} = 5V \pm 10\%$
- Access time and current

	TMM2016P/D	TMM2016P-1/D-1	TMM2016P-2/D-2
Access time (MAX.)	150 ns	100 ns	200 ns
Operating current (MAX.)	100mA	120mA	140mA
Standby current (MAX.)	15mA	15mA	30mA

- Power down feature – \overline{CS}

- Output buffer control – \overline{OE}
- Easy memory expansion – \overline{CS}
- Static operation – No clock or timing strobe required
- Directly TTL compatible – All inputs and outputs
- Common data input and output
- Three state outputs – Wired OR capability
- Inputs protected – All inputs have protection against static charge.


PIN CONNECTION



PIN NAMES

SYMBOL	NAME
$A_0 \sim A_3$	Column Address Inputs
$A_4 \sim A_{10}$	Row Address Inputs
\overline{CS}	Chip Select Input
\overline{WE}	Write Enable Input
$I/O_1 \sim I/O_8$	Data Input/Output
\overline{OE}	Output Enable Input
V_{CC}	Power (5V)
GND	Ground

BLOCK DIAGRAM



MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V_{CC}	Power Supply Voltage	-0.5 ~ 7.0	V
V_{IN_OUT}	Input and Output Voltage	-0.5 ~ 7.0	V
$T_{OPR.}$	Operating Temperature	0 ~ 70	°C
$T_{STG.}$	Storage Temperature	-55 ~ 150	°C
T_{SOLDER}	Soldering Temperature · Time	260 · 10	°C · sec
P_D	Power Dissipation ($T_a = 70^\circ\text{C}$)	1.0	W

D.C. RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{IH}	Input High Voltage	2.2	—	$V_{CC} + 1.0$	V
V_{IL}	Input Low Voltage	-0.5	—	0.8	V
V_{CC}	Supply Voltage	4.5	5.0	5.5	V

D.C. CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
I_{IL}	Input Leakage Current	$V_{IN} = 0 \sim 5.5V$	—	—	± 10	μA	
I_{OH}	Output High Current	$V_{OUT} = 2.4V$	-1.0	—	—	mA	
I_{OL}	Output Low Current	$V_{OUT} = 0.4V$	2.1	—	—	mA	
V_{OH}	Output High Voltage	$I_{OUT} = -1.0\text{mA}$	2.4	—	—	V	
V_{OL}	Output Low Voltage	$I_{OUT} = 2.1\text{mA}$	—	—	0.4	V	
I_{LO}	Output Leakage Current	$\overline{CS} = V_{IH}$ or $\overline{WE} = V_{IL}$ or $\overline{OE} = V_{IH}$ $V_{OUT} = 0 \sim V_{CC}$	—	—	± 10	μA	
* I_{SBP}	Peak Power-on Current	$\overline{CS} = V_{CC}$ $I_{OUT} = 0\text{mA}$ during power on	TMM2016P/P-1/D/D-1	—	—	30	mA
			TMM2016P-2/D-2	—	—	45	mA
I_{SB}	Standby Current	$\overline{CS} = V_{IH}$ $I_{OUT} = 0\text{mA}$	TMM2016P/P-1/D/D-1	—	—	15	mA
			TMM2016P-2/D-2	—	—	30	mA
I_{CC}	Operating Current	$\overline{CS} = V_{IL}$ $I_{OUT} = 0\text{mA}$	TMM2016P/D	—	—	100	mA
			TMM2016P-1/D-1	—	—	120	mA
			TMM2016P-2/D-2	—	—	140	mA

*Note: I_{CC} exceeds I_{SB} maximum during power on. A pull-up resistor to V_{CC} on the \overline{CS} input is required to keep the device deselected; otherwise, power-on current approaches I_{CC} active.

* CAPACITANCE ($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = \text{A.C. Ground}$	5	pF
C_{OUT}	Output Capacitance	$V_{OUT} = \text{A.C. Ground}$	10	pF

* Note: This parameter is periodically sampled and is not 100% tested.

A.C. CHARACTERISTICS (Ta = 0 ~ 70°C, VCC = 5V ± 10%)
READ CYCLE

SYMBOL	PARAMETER	TMM2016P/D		TMM2016P-1/D-1		TMM2016P-2/D-2		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	150	—	100	—	200	—	ns
t _{ACC}	Address Access Time	—	150	—	100	—	200	ns
t _{CO}	Chip Select Access Time	—	150	—	100	—	200	ns
t _{OE}	Output Enable Time	—	55	—	35	—	55	ns
t _{OH}	Output Hold Time from Address Change	10	—	10	—	10	—	ns
t _{CLZ}	Output in Low-Z from \overline{CS}	10	—	10	—	10	—	ns
t _{CHZ}	Output in High-Z from \overline{CS}	—	55	—	40	—	55	ns
t _{OLZ}	Output in Low-Z from \overline{OE}	5	—	5	—	5	—	ns
t _{OHZ}	Output in High-Z from \overline{OE}	—	50	—	35	—	50	ns
t _{PJ}	Chip Selection to Power up Time	0	—	0	—	0	—	ns
t _{PD}	Chip Deselection to Power down Time	—	60	—	50	—	60	ns

WRITE CYCLE




SYMBOL	PARAMETER	TMM2016P/D		TMM2016P-1/D-1		TMM2016P-2/D-2		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	150	—	100	—	200	—	ns
t _{CW}	Chip Selection to End of Write	120	—	90	—	150	—	ns
t _{AS}	Address Set up Time	20	—	20	—	20	—	ns
t _{WP}	Write Pulse Width	100	—	70	—	120	—	ns
t _{WR}	Write Recovery Time	10	—	10	—	10	—	ns
t _{DS}	Data Set up Time	60	—	40	—	60	—	ns
t _{DH}	Data Hold Time	15	—	10	—	15	—	ns
t _{WLZ}	Output in Low-Z from \overline{WE}	5	—	5	—	5	—	ns
t _{WHZ}	Output in High-Z from \overline{WE}	—	50	—	35	—	50	ns

A.C. TEST CONDITIONS


Input Pulse Levels	0 ~ 3.5 V
Input Rise and Fall Times	10ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Note

Note: Output Load – 1TTL Gate and C_L = 100pF
(Including scope and jig)

TIMING WAVEFORMS




(D) WRITE CYCLE (2)




- * Note: READ CYCLE (1) - \overline{WE} is high for Read Cycle.
Device is continuously selected, $\overline{CS} = V_{IL}$.
- READ CYCLE (2) - All addresses are valid prior to or coincident with \overline{CS} transition low.
 \overline{WE} is high for Read Cycle. $\overline{OE} = V_{IL}$.
- WRITE CYCLE (2) - $\overline{OE} = V_{IL}$.

OUTLINE DRAWINGS

● Plastic package



● Cerdip package



Note: Each lead pitch is 2.54 mm All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 24 leads.
All dimensions are in millimeters

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Oct., 1981 Toshiba Corporation

PRELIMINARY

Characteristics are subject to change without notice.

TMM2016AP: 2K WORD x 8 BIT STATIC RAM

N CHANNEL SILICON GATE DEPLETION LOAD


TMM2016AP

*This is advance information and specifications are subject to change without notice.

FEATURES

- Fast Access Time: 100ns
- Power Dissipation:
 - Operating Current : 65mA (MAX.)
 - Standby Current : 7mA (MAX.)
- 5V Single Power Supply
- Power Down Feature: \overline{CS}
- Output Buffer Control: \overline{OE}
- Fully Static Operation
- Easy Memory Expansion: \overline{CS}
- All Inputs and Outputs Directly TTL Compatible
- Common Data Input/Output
- Three State Outputs
- 24 Pin Standard Plastic Package (both 0.6 inch and 0.4 inch width)


PIN CONNECTION (Top View)



PIN NAMES

SYMBOL	NAME
$A_0 \sim A_3$	Column Address Inputs
$A_4 \sim A_{10}$	Row Address Inputs
\overline{CS}	Chip Select Input
\overline{WE}	Write Enable Input
$I/O_1 \sim I/O_8$	Data Input/Output
\overline{OE}	Output Enable Input
V_{CC}	Power (5V)
GND	Ground

BLOCK DIAGRAM



Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Apr., 1982 Toshiba Corporation



TOSHIBA MOS MEMORY PRODUCTS

TMM2016HD: 2K WORD x 8 BIT STATIC RAM

TMM2016HD


N CHANNEL SILICON GATE DEPLETION LOAD

*This is advance information and specifications are subject to change without notice.

FEATURES

- Fast Access Time
 $t_{ACC} = 35/45 \text{ ns}$
- Power Dissipation
Operating Current : 150mA
Standby Current : 20mA
- 5V Single Power Supply
- Fully Static Operation
- Power Down Feature: \overline{CS}
- Output Buffer Control: \overline{OE}
- Easy Memory Expansion: \overline{CS}
- Common Data Input/Output
- All Inputs and Outputs Directly TTL Compatible
- Three State Outputs
- 24 Pin Standard Cerdip Package (0.6 inch and 0.3 inch width)


PIN CONNECTION



PIN NAMES

SYMBOL	NAME
$A_0 \sim A_3$	Column Address Inputs
$A_4 \sim A_{10}$	Row Address Inputs
\overline{CS}	Chip Select Input
\overline{WE}	Write Enable Input
$I/O_1 \sim I/O_8$	Data Input/Output
\overline{OE}	Output Enable Input
V_{CC}	Power (5V)
GND	Ground

BLOCK DIAGRAM





Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Apr., 1982 Toshiba Corporation

CMOS Static Random Access Memories




4 KBit CMOS STATIC RAM COMPARISON TABLE

1K x 4 CMOS STATIC RAM

Device Number		TC5514AP				TC5513AP					
OPERATION MODE	Pin Name	\overline{CE}	R/W	Addresses	I/O _{1..4}	Power	\overline{CE}	R/W	Addresses	I/O _{1..4}	Power
	WRITE	L	L	Valid	DIN	I _{DDO}	L	L	Valid	DIN	I _{DDO}
	READ	L	H	Valid	DOUT	I _{DDO}	L	H	Valid	DOUT	I _{DDO}
	STANDBY	H	*	Fixed 'H' or 'L'	High-Z	I _{DD5}	H	*	*	High-Z	I _{DD5}
		H	*	Transition	High-Z	I _{DDO}					
Difference in control function		All address input circuits are not controlled by \overline{CE} .					All address input circuits are controlled by \overline{CE} .				
Difference in access time from address and chip enable		 <p>Once address transition occur, the device is activated independent of \overline{CE} input levels.</p>					 <p>Only when address transition occur under the condition of $\overline{CE} = L$, the device is activated.</p>				
		Address Access time					Address Access time				
		200 ns					200 ns				
		Chip Enable Access time					Chip Enable Access time				
		70 ns					200 ns				

16KBit CMOS STATIC RAM COMPARISON TABLE

PIN CONFIGURATION



OPERATION MODE

Device Number	TC5516AP								TC5517AP TC5517BP								TC5518BP											
	Pin No.	18	20	21	22	23, 19	9~11 13~17	Power	18	20	21	22	23, 19	9~11 13~17	Power	18	20	21	22	23, 19	9~11 13~17	Power						
Mode	CE ₁	CE ₁	R/W	A ₀ ~A ₁₀	I/O ₁ ~ ₈	I/O ₁ ~ ₈	I/O ₁ ~ ₈	CE ₁	OE	R/W	A ₀ ~A ₁₀	I/O ₁ ~ ₈	I/O ₁ ~ ₈	CE ₁	CE ₂	R/W	A ₀ ~A ₁₀	I/O ₁ ~ ₈	I/O ₁ ~ ₈	I/O ₁ ~ ₈	CE ₁	CE ₂	R/W	A ₀ ~A ₁₀	I/O ₁ ~ ₈	I/O ₁ ~ ₈		
WRITE	L	L	L	Valid	DIN	DOUT	I _{DDO}	L	*	L	Valid	DIN	DOUT	I _{DDO}	L	L	L	Valid	DIN	DOUT	I _{DDO}	L	L	L	Valid	DIN	DOUT	I _{DDO}
READ	L	L	H	Valid	DOUT	DOUT	I _{DDO}	L	L	H	Valid	DOUT	DOUT	I _{DDO}	L	L	H	Valid	DOUT	DOUT	I _{DDO}	L	L	H	Valid	DOUT	DOUT	I _{DDO}
STANDBY 1	L	H	*	*	High-Z	High-Z	I _{DDO}	L	H	*	*	High-Z	High-Z	I _{DDO}	*	H	*	*	High-Z	High-Z	I _{DDO}	*	H	*	*	High-Z	High-Z	I _{DDO}
STANDBY 2	H	*	*	*	High-Z	High-Z	I _{DDO}	H	*	*	*	High-Z	High-Z	I _{DDO}	H	*	*	*	High-Z	High-Z	I _{DDO}	H	*	*	*	High-Z	High-Z	I _{DDO}
OUTPUT DESELECT								L	H	*	*	High-Z	High-Z	I _{DDO}														


DATA RETENTION CHARACTERISTICS (T_a = -30 ~ 85°)

SYMBOL	PARAMETER	CONDITIONS	Min.	Max.	UNIT
V _{DR}	Data Retention Voltage	0V ≤ CE ≤ 0.2V or V _{DD} -0.2V ≤ CE ≤ V _{DD} * ⁽³⁾	2.0	5.5	V
I _{DDS}	Data Retention Current		—	Note (1)	μA
t _{CDR}	Chip Deselection to Data Retention Time		0	—	μS
t _R	Recovery Time		t _{RC} Note(2)	—	μS

Note (1) : Refer to I_{DDS} specification in individual data sheet.

(2) : Read cycle time.

TIMING CHART



Note (3) : For 16K Bit CMOS RAM, V_{DD}-0.5V ≤ CE ≤ V_{DD}
Details are specified in TC5516/17/18 data sheets.



TOSHIBA MOS MEMORY PRODUCTS

256 WORD x 4 BIT CMOS RAM

TC5501P/-I TC5501D/-I


DESCRIPTION

The TC5501P/D is a fully static read write memory organized as 256 words by 4 bits using CMOS technology. Because of ultra low power dissipation, the TC5501P/D can be used as battery operated portable memory system and also as a nonvolatile memory with battery back up. The TC5501P/D operates from a single 5V power supply with a static operation, so that the no refresh periods are required. This simplifies the power supply circuit design.

FEATURES

- Low Power Dissipation
 - 55μW (MAX.) STANDBY
 - 83mW (MAX.) OPERATING
- Single 5V Power Supply
- Data Retention Voltage 2V to 5.5V
- Package
 - Plastic DIP : TC5501P
 - Cerdip DIP : TC5501D

PIN CONNECTION



PIN NAMES

A ₀ ~ A ₇	Address Inputs
R/W	Read Write Input
CE ₁ , CE ₂	Chip Enable Inputs
D _{IN1} ~ 4	Data Inputs
D _{OUT1} ~ 4	Data Outputs
OD	Output Disable Input
V _{DD} /GND	Power Supply Terminals


The three state outputs simplify the memory expansion making the TC5501P/D suitable for use in a microprocessor peripheral memory. Since the minimum data retention voltage is 2V, the battery back up system needs only simple circuit. By using Toshiba's original C²MOS technology, the device circuitry is not only simplified but wide operating margin and noise margin are also realized.

The TC5501P/D is offered in standard 22 pin plastic and cerdip packages, 0.4 inch in width.

- Fully static operation
- Three State Output
- Input/output, TTL Compatible
- Access Time

TC5501P/D ; t_{ACC} ≤ 450ns (MAX.)
 TC5501P-1/D-1; t_{ACC} ≤ 650ns (MAX.)

BLOCK DIAGRAM



MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-0.3 ~ V _{DD} + 0.3	V
V _{OUT}	Output Voltage	0 ~ V _{DD}	V
P _D	Power Dissipation (Ta = 85°C)	800	mW
T _{SOLDER}	Soldering Temperature - Time	260 · 10	°C · sec
T _{STG}	Storage Temperature	-55 ~ 150	°C
T _{OPR}	Operating Temperature	-30 ~ 85	°C

DC RECOMMENDED OPERATING CONDITION

SYMBOL	PARAMETER	MIN	TYP.	MAX.	UNITS
V _{DD}	Power Supply Voltage	4.5	—	5.5	V
V _{IH}	Input High Level Voltage	2.2	—	V _{DD} + 0.3	V
V _{IL}	Input Low Level Voltage	-0.3	—	0.65	V
V _{DH}	Data Retention Voltage	2.0	—	5.5	V

DC CHARACTERISTICS (Ta = -30 ~ 85°C)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.(1)	MAX.	UNITS
I _{IN}	Input Current	0 ≤ V _{IN} ≤ V _{DD}	—	±0.05	±1.0	μA
I _{DDs}	Standby Current	V _{DD} = 2.0V to 5.5V CE ₂ = 0.2V, Output open	—	0.2	10	μA
I _{DDO}	Operating Current	V _{DD} = 5.5V, t _{CYC} = 1μs	—	6.2	15	mA
I _{LO}	Output Leakage Current	0 ≤ V _{OUT} ≤ V _{DD}	—	±0.05	±1.0	μA
I _{OH}	Output High Current	V _{DD} = 4.5V, V _{OH} = 2.4V	-1.0	-2.0	—	mA
I _{OL}	Output Low Current	V _{DD} = 4.5V, V _{OL} = 0.4V	2.0	3.0	—	mA

Note (1) Ta = 25°C V_{DD} = 5V

CAPACITANCE (2) (Ta = 25°C)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V, f = 1MHz	—	5	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V, f = 1MHz	—	7	15	pF

Note (2) This parameter is periodically sampled and is not 100% tested.

A.C. CHARACTERISTICS

● READ CYCLE

SYMBOL	PARAMETER	TC5501P/D		TC5501P-1/D-1		UNIT
		MIN.	MAX.	MIN.	MAX.	
t_{RC}	Read Cycle Time	450	—	650	—	ns
t_{ACC}	Address Access Time	—	450	—	650	ns
t_{ACC1}	CE_1 Access Time	—	400	—	600	ns
t_{ACC2}	CE_2 Access Time	—	500	—	700	ns
t_{OD0}	OD Access Time	—	250	—	350	ns
t_{COE}	Output Enable Time	0	—	0	—	ns
t_{DIS}	Output Disable Time	0	130	0	150	ns
t_{OH}	Output Data Hold Time	0	—	0	—	ns









● WRITE CYCLE









SYMBOL	PARAMETER	TC5501P/D		TC5501P-1/D-1		UNIT
		MIN.	MAX.	MIN.	MAX.	
t_{WC}	Write Cycle Time	450	—	650	—	ns
t_{AW}	Address Setup Time	130	—	150	—	ns
t_{CW}	CE_2 Setup Time	130	—	150	—	ns
t_{WP}	Write Pulse Width	250	—	400	—	ns
t_{DS}	Data Setup Time	250	—	400	—	ns
t_{DH}	Data Hold Time	50	—	100	—	ns
t_{WR}	Write Recovery Time	50	—	50	—	ns






A.C. TEST CONDITIONS

- Output Load : 100 pF + 1 TTL Gate
- Input Pulse Levels : 0.45V, 2.4V
- Timing Measurement Reference Levels
 - Input : 0.65V, 2.2V
 - Output : 0.65V, 2.2V
- Input Pulse Rise and Fall Times : 10ns

TYPICAL CHARACTERISTICS









OUTLINE DRAWINGS



PLASTIC PACKAGE



Unit in mm



CERDIP PACKAGE



Notes: Each lead pitch is 2.54 mm. All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 22 leads.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

©Mar., 1981 Toshiba Corporation

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-0.3 ~ V _{DD} + 0.3	V
V _{OUT}	Output Voltage	0 ~ V _{DD}	V
P _D	Power Dissipation (Ta = 85°C)	500	mW
T _{SDER}	Soldering Temperature · Time	260 · 10	°C·sec.
T _{STG}	Storage Temperature	-55 ~ 150	°C
T _{OPR}	Operating Temperature	-30 ~ 85	°C

D.C. CHARACTERISTICS (Ta = -30~85°C)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP. (1)	MAX.	UNIT
I _{IN}	Input Current	0V ≤ V _{IN} ≤ V _{DD}	-	±0.05	±1.0	μA
I _{DDs}	Standby Current	V _{DD} = 2V ~ 5.5V CE = V _{DD} - 0.2V Output open Other Inputs = 0.2V or V _{DD} - 0.2V	-	0.2	10	μA
I _{DDO}	Operating Current	V _{DD} = 5.5V, t _{CYC} = 1μs	-	6	10	mA
I _{LO}	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{DD}	-	±0.1	±5.0	μA
I _{OH}	Output High Current	V _{DD} = 4.5V, V _{OH} = 2.4V	-1.0	-2.0	-	mA
I _{OL}	Output Low Current	V _{DD} = 4.5V, V _{OL} = 0.4V	2.0	3.0	-	mA
C _i (2)	Input Capacitance	f = 1MHz	-	5	10	pF
C _o (2)	Output Capacitance	f = 1MHz	-	7	15	pF

Note (1) Ta = 25°C V_{DD} = 5V

Note (2) This parameter is periodically sampled and is not 100% tested.

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Level Voltage	V _{DD} - 2.0	-	V _{DD} + 0.3	V
V _{IL}	Input Low Level Voltage	-0.3	-	0.8	V
V _{DH}	Data Retention Voltage	2.0	-	5.5	V

A.C. CHARACTERISTICS (Ta = -30~85°C)

● TC5508P

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t _{ACC}	Access Time	V _{DD} = 4.5 ~ 5.5V	-	-	370	ns
t _{COE}	CE To Output Enable Time	V _{OH} = 2.4V	0	-	-	ns
t _{DIS}	CE To Output Disable Time	V _{OL} = 0.8V	-	-	100	ns
t _{ROE}	R/W To Output Enable Time	C _L = 100 pF	0	-	-	ns
t _{ROD}	R/W To Output Disable Time		-	-	100	ns

● TC5508P-4

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t _{ACC}	Access Time	V _{DD} = 4.5 ~ 5.5V V _{OH} = 2.4V V _{OL} = 0.8V C _L = 100 pF	—	—	450	ns
t _{COE}	\overline{CE} To Output Enable Time		0	—	—	ns
t _{DIS}	\overline{CE} To Output Disable Time		—	—	130	ns
t _{ROE}	R/W To Output Enable Time		0	—	—	ns
t _{ROD}	R/W To Output Disable Time		—	—	130	ns

● TC5508P-1

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t _{ACC}	Access Time	V _{DD} = 4.5 ~ 5.5V V _{OH} = 2.4V V _{OL} = 0.8V C _L = 100 pF	—	—	550	ns
t _{COE}	\overline{CE} To Output Enable Time		0	—	—	ns
t _{DIS}	\overline{CE} To Output Disable Time		—	—	150	ns
t _{ROE}	R/W To Output Enable Time		0	—	—	ns
t _{ROD}	R/W To Output Disable Time		—	—	150	ns

A.C. RECOMMENDED OPERATING CONDITIONS

● TC5508P

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
t _{AS}	Address Setup Time	V _{DD} = 4.5~5.5V C _L = 100 pF V _{IH} = V _{DD} - 2.0V ~ V _{DD} + 0.3V V _{IL} = 0.8V T _a = -30 ~ 85°C	20	—	ns
t _{AH}	Address Hold Time		50	—	ns
t _{PC}	Precharge Time		80	—	ns
t _{CE}	\overline{CE} Pulse Width		370	—	ns
t _{WP}	Write Pulse Width		200	—	ns
t _{WS}	Write Setup Time		0	—	ns
t _{WH}	Write Hold Time		200	—	ns
t _{CEH}	\overline{CE} Hold Time		200	—	ns
t _{OW}	Output Valid to R/W		0	—	ns
t _{DS}	Data Setup Time		200	—	ns
t _{DH}	Data Hold Time		0	—	ns
t _{RS}	Read Setup Time		0	—	ns
t _{RH}	Read Hold Time		0	—	ns

● TC5508P-4


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
t _{AS}	Address Setup Time	V _{DD} = 4.5 ~ 5.5V C _L = 100 pF V _{IH} = V _{DD} - 2.0V ~ V _{DD} + 0.3V V _{IL} = 0.8V T _a = -30 ~ 85°C	20	—	ns
t _{AH}	Address Hold Time		80	—	ns
t _{PC}	Precharge Time		100	—	ns
t _{CE}	\overline{CE} Pulse Width		450	—	ns
t _{WP}	Write Pulse Width		250	—	ns
t _{WS}	Write Setup Time		0	—	ns
t _{WH}	Write Hold Time		250	—	ns
t _{CEH}	\overline{CE} Hold Time		250	—	ns
t _{OW}	Output Valid to R/W		0	—	ns
t _{DS}	Data Setup Time		250	—	ns
t _{DH}	Data Hold Time		0	—	ns
t _{RS}	Read Setup Time		0	—	ns
t _{RH}	Read Hold Time		0	—	ns

● TC5508P-1


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
t_{AS}	Address Setup Time	$V_{DD} = 4.5 \sim 5.5V$ $C_L = 100 \text{ pF}$ $V_{IH} = V_{DD} - 2.0V \sim V_{DD} + 0.3V$ $V_{IL} = 0.8V$ $T_a = -30 \sim 85^\circ C$	20	—	ns
t_{AH}	Address Hold Time		80	—	ns
t_{PC}	Precharge Time		150	—	ns
t_{CE}	\overline{CE} Pulse Width		550	—	ns
t_{WP}	Write Pulse Width		300	—	ns
t_{WS}	Write Setup Time		0	—	ns
t_{WH}	Write Hold Time		300	—	ns
t_{CEH}	\overline{CE} Hold Time		300	—	ns
t_{OW}	Output Valid to R/W		0	—	ns
t_{DS}	Data Setup Time		300	—	ns
t_{DH}	Data Hold Time		0	—	ns
t_{RS}	Read Setup Time		0	—	ns
t_{RH}	Read Hold Time		0	—	ns

TIMING WAVEFORMS


● Read Cycle




● Early Write Cycle 1




• Early Write Cycle 2



• Read Modify Write Cycle



OUTLINE DRAWINGS



Note: Each lead pitch is 2.54mm. All leads are located within 0.25mm of their longitudinal position with respect to No. 1 and No. 16 lead.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

©Sept., 1979 Toshiba Corporation



TOSHIBA MOS MEMORY PRODUCTS

1024 WORD X 4BIT CMOS RAM

TC5047AP-1 TC5047AP-2

SILICON GATE CMOS

DESCRIPTION

The TC5047AP is a static read write memory organized as 1024 words by 4 bits using CMOS technology. Because of ultra low power dissipation, the TC5047AP can be used as battery operated portable memory system and also as a nonvolatile memory with battery back up. The TC5047AP operates from a single 5V power supply with a static operation, so that the no refresh periods are required. This simplifies the power supply circuit design.

FEATURES


- Low Power Dissipation
110 μ W (MAX.) STANDBY
110mW (MAX.) OPERATING
- Single 5V Power Supply
- Data Retention Voltage; 2.0~5.5V
- 20 PIN Plastic Package

The three state outputs simplify the memory expansion making the TC5047AP suitable for use in a microprocessor peripheral memory. Since the minimum data retention voltage is 2V, the battery back up system needs only simple circuit. By using Toshiba's original C²MOS technology, the device circuitry is not only simplified but wide operating margin and noise margin are also realized.

The TC5047AP family is moulded in a dual-in-line 20 pin plastic package, 0.4 inch in width.

- Static Operation
- Three State Outputs
- Input/Output; TTL Compatible
- Access Time
TC5047AP-1; $t_{ACC} \leq 550$ ns (MAX.)
TC5047AP-2; $t_{ACC} \leq 800$ ns (MAX.)


PIN CONNECTION



PIN NAMES

A ₀ ~A ₉	Address Inputs
R/W	Read Write Input
CE ₁ , CE ₂	Chip Enable inputs
Data I/O ₁ ~ ₄	Data Input/Output
OD	Output Disable Input
V _{DD} /GND	Power Supply Terminals

BLOCK DIAGRAM



MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-0.3 ~ V _{DD} + 0.3	V
V _{OUT}	Output Voltage	0 ~ V _{DD}	V
P _D	Power Dissipation (T _a = 85°C)	700	mW
T _{SOLDER}	Soldering Temperature · Time	260 · 10	°C · sec
T _{STG}	Storage Temperature	-55 ~ 150	°C
T _{OPR}	Operating Temperature	-30 ~ 85	°C

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Level Voltage	V _{DD} -1.5	—	V _{DD} +0.3	V
V _{IL}	Input Low Level Voltage	-0.3	—	0.6	V
V _{DH}	Data Retention Voltage	2.0	—	5.5	V

DC CHARACTERISTICS (T_a = -30 ~ 85°C)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP. (1)	MAX.	UNIT
I _{IN}	Input Current	0V ≤ V _{IN} ≤ V _{DD}	0	±0.05	±1.0	μA
I _{DD5}	Standby Current	V _{DD} = 2 ~ 5.5V CE ₂ = 0.2V, Output Open	0	0.2	20	μA
I _{DDO}	Operating Current	V _{DD} = 5.5V, t _{CYC} = 1μs	0	10	20	mA
I _{LO}	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{DD}	0	±0.1	±5.0	μA
I _{OH}	Output High Current	V _{DD} = 4.5V, V _{OH} = 2.4V	-1.0	-2.0	—	mA
I _{OL}	Output Low Current	V _{DD} = 4.5V, V _{OL} = 0.4V	1.6	2.0	—	mA
C _i (2)	Input Capacitance	f = 1MHz	—	5	10	pF
C _o (2)	Output Capacitance	f = 1MHz	—	7	15	pF

Note (1) T_a = 25°C, V_{DD} = 5V

Note (2) This parameter is periodically sampled and is not 100% tested.

A.C. RECOMMENDED OPERATING CONDITIONS

● TC5047AP-1

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
t_{RC}	Read Cycle Time	$V_{DD} = 4.5 \sim 5.5V$ $C_L = 100 \text{ pF}$ $V_{IH} = V_{DD} - 1.5V$ $\sim V_{DD} + 0.3V$ $V_{IL} = -0.3 \sim 0.6V$ $T_a = -30 \sim 85^\circ C$	650	—	ns
t_{WC}	Write Cycle Time		650	—	ns
t_{CES}	CE Setup Time		20 ⁽³⁾	—	ns
t_{CEH}	CE Hold Time		20 ⁽³⁾	—	ns
t_{PC}	Precharge Time		100	—	ns
$t_{\overline{CE}}$	\overline{CE} Pulse Width		550	—	ns
t_{WP}	Write Pulse Width		300	—	ns
t_{DS}	Data Setup Time		300	—	ns
t_{DH}	Data Hold Time		0	—	ns
t_{CW}	Write Setup Time		350	—	ns
t_{RS}	Read Setup Time		0	—	ns
t_{RH}	Read Hold Time	0	—	ns	

Note (3) $t_{CES} + t_{CEH} \geq 100 \text{ ns}$

● TC5047AP-2

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
t_{RC}	Read Cycle Time	$V_{DD} = 4.5 \sim 5.5V$ $C_L = 100 \text{ pF}$ $V_{IH} = V_{DD} - 1.5V$ $\sim V_{DD} + 0.3V$ $V_{IL} = -0.3 \sim 0.6V$ $T_a = -30 \sim 85^\circ C$	1000	—	ns
t_{WC}	Write Cycle Time		1000	—	ns
t_{CES}	CE Setup Time		20 ⁽⁴⁾	—	ns
t_{CEH}	CE Hold Time		20 ⁽⁴⁾	—	ns
t_{PC}	Precharge Time		200	—	ns
$t_{\overline{CE}}$	\overline{CE} Pulse Width		800	—	ns
t_{WP}	Write Pulse Width		500	—	ns
t_{DS}	Data Setup Time		500	—	ns
t_{DH}	Data Hold Time		0	—	ns
t_{CW}	Write Setup Time		550	—	ns
t_{RS}	Read Setup Time		0	—	ns
t_{RH}	Read Hold Time	0	—	ns	

Note (4) $t_{CES} + t_{CEH} \geq 200 \text{ ns}$.

A.C. CHARACTERISTICS (Ta = -30~85°C)

● TC5047AP-1


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{ACC}	Access Time	$V_{DD} = 4.5 \sim 5.5V$	—	—	550	ns
t_{DIS}	Output Disable Time	$C_L = 100 \text{ pF}$	—	—	100	ns
t_{COE}	Output Enable Time	$V_{OH} = 2.4V, V_{OL} = 0.6V$	—	100	—	ns

● TC5047AP-2


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{ACC}	Access Time	$V_{DD} = 4.5 \sim 5.5V$	—	—	800	ns
t_{DIS}	Output Disable Time	$C_L = 100 \text{ pF}$	—	—	200	ns
t_{COE}	Output Enable Time	$V_{OH} = 2.4V, V_{OL} = 0.6V$	—	200	—	ns

TIMING WAVEFORMS

• Read Cycle




• Write Cycle




TYPICAL CHARACTERISTICS


$V_{OH} - I_{OH}$




$I_{OH} - T_a$




$I_{OL} - V_{OL}$




$I_{OL} - T_a$




$V_{IH} - V_{DD}$




$V_{IL} - V_{DD}$




$t_{ACC} - V_{DD}$




$t_{ACC} - T_a$




$t_{ACC} - C_L$




$t_{WP} - V_{DD}$











$t_{WP} - T_a$



$t_{PC} - V_{DD}$









OUTLINE DRAWINGS

Unit in mm



Note: Each lead pitch is 2.54mm. All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 20 leads.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Mar., 1980 Toshiba Corporation

Distributed by



TOSHIBA MOS MEMORY PRODUCTS

4096 WORD x 1 BIT CMOS STATIC RAM

TC5504AP-2/-3, TC5504APL-2/-3

SILICON GATE CMOS

TC5504AD-2/-3, TC5504ADL-2/-3

DESCRIPTION

The TC5504AP/AD is a 4,096 bit high speed and low power static random access memory organized as 4,096 words by 1 bit using CMOS technology, and operates from a single 5-volt supply.

On chip latches are provided for addresses, data input and output, and read write control allowing efficient interfacing with microprocessor systems.

The TC5504AP/AD is a fully CMOS RAM, therefore it is suited for use in low power applications where battery operation and battery back up for non-

volatility are required. Furthermore the TC5504APL/ADL guaranteed a standby current equal to or less than 1 μ A at 60°C ambient temperature.

The TC5504AP/AD is guaranteed for data retention at a power supply as low as 2 volts. The TC5504AP/AD is directly TTL compatible in all inputs and output.


The TC5504AP/AD is offered in both standard 18 pin plastic and cerdip packages, 0.3 inch in width.

FEATURES

- Standby Current
 - 0.2 μ A (Max.) at Ta = 25°C
 - 1.0 μ A (Max.) at Ta = 60°C
- Low Power Dissipation : 15mW (Typ.) operating
- Single 5V Power Supply : 5V \pm 10%
- Data Retention Supply Voltage : 2 ~ 5.5V
- All Inputs and Output : Directly TTL Compatible

- Access Time
 - 200ns (Max.): TC5504AP/APL/AD/ADL-2
 - 300ns (Max.): TC5504AP/APL/AD/ADL-3
- Static Operation
- On Chip Address Register
- Three State Output
- Package
 - Plastic DIP : TC5504AP/APL
 - Cerdip DIP : TC5504AD/ADL


PIN CONNECTION



PIN NAMES

A ₀ ~ A ₁₁	Address Inputs
R/W	Read Write Control Input
CE	Chip Enable Input
D _{IN}	Data Input
D _{OUT}	Data Output
V _{DD}	Power
GND	Ground

BLOCK DIAGRAM



MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT	
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V	
V _{IN}	Input Voltage	-0.3 ~ 7.0	V	
V _{OUT}	Output Voltage	0 ~ V _{DD}	V	
P _D	Power Dissipation (T _a = 85°C)	TC5504AP/APL	550	mW
		TC5504AD/ADL	800	mW
T _{SOLDER}	Soldering Temperature · Time	260 · 10	°C · sec	
T _{STG}	Storage Temperature	-55 ~ 150	°C	
T _{OPR}	Operating Temperature	-30 ~ 85	°C	

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	—	V _{DD} + 0.3	V
V _{IL}	Input Low Voltage	-0.3	—	0.8	V
V _{DH}	Data Retention Voltage	2.0	—	5.5	V

D.C. CHARACTERISTICS (V_{DD} = 5V ± 10%, T_a = -30°C to 85°C, unless otherwise noted)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNIT		
I _{IL}	Input Leakage Current	0V ≤ V _{IN} ≤ V _{DD}	—	—	± 1.0	μA		
I _{LO}	Output Leakage Current	$\overline{CE} = V_{DD} - 0.2V, 0V \leq V_{OUT} \leq V_{DD}$	—	—	± 5.0	μA		
I _{OH}	Output High Level Current	V _{OH} = 2.4V	-1.0	—	—	mA		
I _{OL}	Output Low Level Current	V _{OL} = 0.4V	2.0	—	—	mA		
I _{DDs}	Standby Current	V _{DD} = 2V ~ 5.5V	TC5504APL	T _a = 25°C	—	0.2	μA	
		$\overline{CE} = V_{DD} - 0.2V$		TC5504ADL	T _a = 60°C	—		1.0
		other inputs =	TC5504AP	TC5504AD	—	0.05	20	μA
		0.2V or V _{DD} - 0.2V			—	0.05	20	
I _{DDO1}	Operating Current	t _{cycle} = 1μS, I _{OUT} = 0mA	—	—	10.0	mA		
I _{DDO2}		t _{cycle} = 1μS, V _{IH} = V _{DD} , V _{IL} = 0V, I _{OUT} = 0mA	—	3.0	5.0	mA		

Note (1) V_{DD} = 5V, T_a = 25°C

CAPACITANCE⁽²⁾ (T_a = 25°C)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V f = 1MHz	—	4	8	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V f = 1MHz	—	5	10	pF

Note (2): This parameter is periodically sampled and is not 100% tested.

A.C. CHARACTERISTICS ($V_{DD} = 5V \pm 10\%$, $T_a = -30^\circ\text{C}$ to 85°C , unless otherwise noted)

SYMBOL	PARAMETER	TC5504AP-2/APL-2 TC5504AD-2/ADL-2		TC5504AP-3/APL-3 TC5504AD-3/ADL-3		UNIT
		MIN.	MAX.	MIN.	MAX.	
		t_{RC}	Read Cycle Time	300	—	
t_{WC}	Write Cycle Time	300	—	420	—	ns
t_{RMWC}	Read Modify Write Cycle Time	390	—	580	—	ns
t_{AS}	Address Setup Time	5	—	5	—	ns
t_{AH}	Address Hold Time	60	—	80	—	ns
t_{PC}	Precharge Time	80	—	100	—	ns
t_{CEH}	Chip Enable Hold Time	200	—	300	—	ns
t_{ACC}	Access Time	—	200	—	300	ns
t_{OD}	Output Disable Time	—	70	—	100	ns
t_{COE}	Output Enable Time	0	—	0	—	ns
t_{RS}	Read Setup Time	0	—	0	—	ns
t_{RH}	Read Hold Time	0	—	0	—	ns
t_{WS}	Write Setup Time	0	—	0	—	ns
t_{WH}	Write Hold Time	60	—	80	—	ns
t_{DS}	Data Setup Time	5	—	5	—	ns
t_{DH}	Data Hold Time	60	—	80	—	ns
t_{WCH}	Write Enable to \overline{CE} Hold Time	80	—	150	—	ns
t_{MD}	Modify Time	0	—	0	—	ns

A.C. TEST CONDITIONS

Output Load : 100pF + 1TTL Gate

Input Pulse Levels : 0.6 ~ 2.4V

Timing Measurement Reference Levels


Input : 0.8V and 2.2V

Output : 0.8V and 2.2V


Input Pulse Rise and Fall Times : 10 ns

TIMING WAVEFORMS


• READ CYCLE









• WRITE CYCLE












• READ MODIFY WRITE CYCLE



TYPICAL CHARACTERISTICS









OUTLINE DRAWINGS

● PLASTIC PACKAGE



● CERDIP PACKAGE



Note: Each lead pitch is 2.54 mm. All leads are located within 0.25mm of their longitudinal position with respect to No. 1 and No. 18 leads. All dimensions are in millimeters.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Feb., 1981 Toshiba Corporation

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3~7.0	V
V _{IN}	Input Voltage	-0.3~V _{DD} + 0.3	V
V _{OUT}	Output Voltage	0~V _{DD}	V
P _D	Power Dissipation (Ta = 85°C)	550	mW
T _{SOLDER}	Soldering Temperature · Time	260 · 10	°C · sec
T _{STG}	Storage Temperature	-55~150	°C
T _{OPR}	Operating Temperature	-30~85	°C

D.C. RECOMMENDED OPERATING CONDITION

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Level Voltage	2.2	—	V _{DD} + 0.3	V
V _{IL}	Input Low Level Voltage	-0.3	—	0.65	V
V _{DH}	Data Retention Voltage	2.0	—	5.5	V

D.C. CHARACTERISTICS (Ta = -30 ~ 85°C)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP. (1)	MAX.	UNIT	
I _{IN}	Input Current	0 ≤ V _{IN} ≤ V _{DD}	—	±0.05	±1.0	μA	
I _{DDS}	Standby Current	V _{DD} = 2V to 5.5V CE = V _{DD} - 0.2V; Output Open Other Inputs = 0.2V or V _{DD} - 0.2V	—	0.2	20	μA	
I _{DDO}	Operating Current	V _{DD} = 5.5V, t _{CYC} = 1 μS Output Open	TC5514P	—	13	25	mA
			TC5514P-1/-2	—	10	20	mA
I _{LO}	Output Leakage Current	0 ≤ V _{OUT} ≤ V _{DD}	—	±0.05	±1.0	μA	
I _{OH}	Output High Current	V _{DD} = 4.5V, V _{OH} = 2.4V	-1.0	-2.0	—	mA	
I _{OL}	Output Low Current	V _{DD} = 4.5V, V _{OL} = 0.4V	2.0	3.0	—	mA	
C _i (2)	Input Capacitance	f = 1MHz	—	5	10	pF	
C _o (2)	Output Capacitance	f = 1MHz	—	7	15	pF	

Note (1) Ta = 25°C V_{DD} = 5V

(2) This parameter is periodically sampled and is not 100% tested.

A.C. RECOMMENDED OPERATING CONDITION

TC5514P

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
t_{RC}	Read Cycle Time	$V_{DD} = 4.5 \sim 5.5V$ $C_L = 100pF + 1 \text{ TTL Gate}$ $V_{IH} = 2.2 \sim V_{DD} + 0.3V$ $V_{IL} = -0.3 \sim 0.65V$ $T_a = -30 \sim 85^\circ C$	450	—	ns
t_{WC}	Write Cycle Time		450	—	ns
t_{WP}	Write Pulse Width		350	—	ns
t_{DS}	Data Setup Time		200	—	ns
t_{DH}	Data Hold Time		0	—	ns
t_{WR}	Write Recovery Time		0	—	ns
t_{AW}	Address Setup Time		30	—	ns
t_{OH}	Output Data Hold Time		30	—	ns

TC5514P-1

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
t_{RC}	Read Cycle Time	$V_{DD} = 4.5 \sim 5.5V$ $C_L = 100pF + 1 \text{ TTL Gate}$ $V_{IH} = 2.2 \sim V_{DD} + 0.3V$ $V_{IL} = -0.3 \sim 0.65V$ $T_a = -30 \sim 85^\circ C$	650	—	ns
t_{WC}	Write Cycle Time		650	—	ns
t_{WP}	Write Pulse Width		350	—	ns
t_{DS}	Data Setup Time		200	—	ns
t_{DH}	Data Hold Time		0	—	ns
t_{WR}	Write Recovery Time		0	—	ns
t_{AW}	Address Setup Time		50	—	ns
t_{OH}	Output Data Hold Time		30	—	ns

TC5514P-2

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
t_{RC}	Read Cycle Time	$V_{DD} = 4.5 \sim 5.5V$ $C_L = 100pF + 1 \text{ TTL Gate}$ $V_{IH} = 2.2 \sim V_{DD} + 0.3V$ $V_{IL} = -0.3 \sim 0.65V$ $T_a = -30 \sim 85^\circ C$	800	—	ns
t_{WC}	Write Cycle Time		800	—	ns
t_{WP}	Write Pulse Width		450	—	ns
t_{DS}	Data Setup Time		250	—	ns
t_{DH}	Data Hold Time		0	—	ns
t_{WR}	Write Recovery Time		0	—	ns
t_{AW}	Address Setup Time		50	—	ns
t_{OH}	Output Data Hold Time		30	—	ns

A.C. CHARACTERISTICS (T_a = -30 ~ 85°C)

TC5514P

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t _{ACC}	Access Time	V _{DD} = 4.5 ~ 5.5V C _L = 100 pF V _{OH} = 2.2V, V _{OL} = 0.65V	—	—	450	ns
t _{CO}	CE Access Time		—	—	450	ns
t _{DIS}	Output Disable Time		—	—	150	ns
t _{COE}	Output Enable Time		20	150	—	ns

TC5514P-1


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t _{ACC}	Access Time	V _{DD} = 4.5 ~ 5.5V C _L = 100 pF V _{OH} = 2.2V, V _{OL} = 0.65V	—	—	650	ns
t _{CO}	CE Access Time		—	—	650	ns
t _{DIS}	Output Disable Time		—	—	150	ns
t _{COE}	Output Enable Time		20	150	—	ns

TC5514P-2


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t _{ACC}	Access Time	V _{DD} = 4.5 ~ 5.5V C _L = 100 pF V _{OH} = 2.2V, V _{OL} = 0.65V	—	—	800	ns
t _{CO}	CE Access Time		—	—	800	ns
t _{DIS}	Output Disable Time		—	—	200	ns
t _{COE}	Output Enable Time		20	200	—	ns

TIMING WAVEFORMS


- Read Cycle ⁽¹⁾



- Write Cycle 1 (R/W Controlled)




- Write Cycle 2 (\overline{CE} Controlled)



- Notes: (1) R/W is high for a Read Cycle.
 (2) If the \overline{CE} low transition occurs simultaneously with the R/W low transition, the output buffers remain in a high impedance state.

OUTLINE DRAWINGS



Note: Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect to No. 1 and No. 18 leads.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

©Sept., 1979 Toshiba Corporation

MAXIMUM RATINGS

SYMBOL	ITEM		RATING	UNIT
V_{DD}	Power Supply Voltage		-0.3 ~ 7.0	V
V_{IN}	Input Voltage		-0.3 ~ 7.0	V
$V_{I/O}$	I/O Voltage		0 ~ V_{DD}	V
P_D	Power Dissipation ($T_a = 85^\circ\text{C}$)	TC5514AP/APL	550	mW
		TC5514AD/ADL	800	mW
T_{SOLDER}	Soldering Temperature · Time		260 · 10	$^\circ\text{C} \cdot \text{sec}$
T_{STG}	Storage Temperature		-55 ~ 150	$^\circ\text{C}$
T_{OPR}	Operating Temperature		-30 ~ 85	$^\circ\text{C}$

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V_{IH}	Input High Level Voltage	2.2	—	$V_{DD} + 0.3$	V
V_{IL}	Input Low Level Voltage	-0.3	—	0.8	V
V_{DH}	Data Retention Voltage	2.0	—	5.5	V

D.C. CHARACTERISTICS ($V_{DD} = 5V \pm 10\%$, $T_a = -30 \sim 85^\circ\text{C}$ unless otherwise noted.)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP. (1)	MAX.	UNIT	
I_{IL}	Input Leakage Current	$0V \leq V_{IN} \leq V_{DD}$	—	—	± 1.0	μA	
I_{LO}	Output Leakage Current	$\overline{CE} = V_{IH}, 0V \leq V_{I/O} \leq V_{DD}$	—	—	± 1.0	μA	
I_{OH}	Output High Current	$V_{OH} = 2.4V$	-1.0	—	—	mA	
I_{OL}	Output Low Current	$V_{OL} = 0.4V$	2.0	—	—	mA	
I_{DDS}	Standby Current	$V_{DD} = 2V \sim 5.5V$ All Inputs = $0.2V$ or $V_{DD} - 0.2V$	TC5514APL	$T_a = 25^\circ\text{C}$	—	0.2	μA
			TC5514ADL	$T_a = 60^\circ\text{C}$	—	—	1.0
		TC5514AP	—	0.05	20	μA	
		TC5514AD	—	—	—	—	μA
I_{DDO1}	Operating Current	$t_{\text{cycle}} = 1\mu\text{s}, I_{OUT} = 0\text{mA}$	—	5.0	9.0	mA	
I_{DDO2}		$t_{\text{cycle}} = 1\mu\text{s}, V_{IH} = V_{DD}, V_{IL} = 0V, I_{OUT} = 0\text{mA}$	—	3.0	5.0		

Note (1): $V_{DD} = 5V$, $T_a = 25^\circ\text{C}$ **CAPACITANCE**⁽²⁾ ($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = 0V$	—	4	8	pF
$C_{I/O}$	Input/Output Capacitance	$V_{I/O} = 0V$	—	5	10	pF

Note (2): This parameter is periodically sampled and is not 100% tested.

A.C. CHARACTERISTICS

($V_{DD} = 5V \pm 10\%$, $T_a = -30 \sim 85^\circ C$)

● READ CYCLE

SYMBOL	PARAMETER	TC5514AP-2/APL-2 TC5514AD-2/ADL-2		TC5514AP-3/APL-3 TC5514AD-3/ADL-3		UNIT
		MIN.	MAX.	MIN.	MAX.	
t_{RC}	Read Cycle Time	200	—	300	—	ns
t_{ACC}	Access Time	—	200	—	300	ns
t_{CO}	CE Access Time	—	70	—	100	ns
t_{OH}	Output Data Hold Time	15	—	20	—	ns
t_{DIS}	Output Disable Time	—	60	—	80	ns
t_{COE}	Output Enable Time	5	—	5	—	ns

● WRITE CYCLE


SYMBOL	PARAMETER	TC5514AP-2/APL-2 TC5514AD-2/ADL-2		TC5514AP-3/APL-3 TC5514AD-3/ADL-3		UNIT
		MIN.	MAX.	MIN.	MAX.	
t_{WC}	Write Cycle Time	200	—	300	—	ns
t_{AW}	Address Setup Time	0	—	0	—	ns
t_{WP}	Write Pulse Width	120	—	150	—	ns
t_{DS}	Data Setup Time	120	—	150	—	ns
t_{DH}	Data Hold Time	0	—	0	—	ns
t_{WR}	Write Recovery Time	0	—	0	—	ns

A.C. TEST CONDITIONS


- Output Load : 100 pF + 1 TTL Gate
- Input Pulse Levels : 0.6V, 2.4V
- Timing Measurement Reference Levels
 - Input : 0.8V, 2.2V
 - Output : 0.8V, 2.2V
- Input Pulse Rise and Fall Times : 10 ns

TIMING WAVEFORMS


● Read Cycle⁽¹⁾



● Write Cycle 1 (R/W Controlled)















● Write Cycle 2 (\overline{CE} Controlled)





Notes: (1) R/W is high for a Read Cycle.


(2) If the \overline{CE} low transition occurs simultaneously with the R/W low transition, the output buffers remain in a high impedance state.








● PLASTIC PACKAGE



● Cerdip PACKAGE



Note: Each lead pitch is 2.54 mm. All leads are located within 0.25mm of their longitudinal position with respect to No. 1 and No. 18 leads. All dimensions are in millimeters.

Notes: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Oct., 1981 Toshiba Corporation

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT	
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V	
V _{IN}	Input Voltage	-0.3 ~ 7.0	V	
V _{I/O}	I/O Voltage	-0.3 ~ V _{DD} + 0.5	V	
P _D	Power Dissipation (T _a = 85°C)	TC5513AP/APL	550	mW
		TC5513AD/ADL	800	mW
T _{SOLDER}	Soldering Temperature • Time	260 • 10	°C • sec	
T _{STG}	Storage Temperature	-55 ~ 150	°C	
T _{OPR}	Operating Temperature	-30 ~ 85	°C	

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Level Voltage	2.2	—	V _{DD} + 0.3	V
V _{IL}	Input Low Level Voltage	-0.3	—	0.8	V
V _{DH}	Data Retention Voltage	2.0	—	5.5	V

D.C. CHARACTERISTICS (T_a = -30°C ~ 85°C, V_{DD} = 5V ± 10%)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP. ¹	MAX.	UNIT		
I _{IL}	Input Leakage Current	0V ≤ V _{IN} ≤ V _{DD}	—	—	±1.0	μA		
I _{LO}	Output Leakage Current	CĒ = V _{IH} , 0V ≤ V _{I/O} ≤ V _{DD}	—	—	±1.0	μA		
I _{OH}	Output High Current	V _{OH} = 2.4V	-1.0	—	—	mA		
I _{OL}	Output Low Current	V _{OL} = 0.4V	2.0	—	—	mA		
I _{DD5}	Standby Current	V _{DD} = 2V ~ 5.5V CĒ ≥ V _{DD} - 0.2V	TC5513APL	T _a = 25°C	—	—	0.2	μA
			TC5513ADL	T _a = 60°C	—	—	1.0	μA
		TC5513AP, TC5513AD	—	0.05	20	μA		
I _{DD01}	Operating Current	t _{cycle} = 1μs, I _{OUT} = 0mA	—	5.0	9.0	mA		
I _{DD02}		t _{cycle} = 1μs, V _{IH} = V _{DD} , V _{IL} = 0V, I _{OUT} = 0mA	—	3.0	5.0			

Note (1): V_{DD} = 5V, T_a = 25°C

CAPACITANCE (T_a = 25°C, f = 1MHz)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	—	4	8	pF
C _{I/O}	Input/Output Capacitance	V _{I/O} = 0V	—	5	10	pF

Note (2): This parameter is periodically sampled and is not 100% tested.

A.C. CHARACTERISTICS ($V_{DD} = 5V \pm 10\%$, $T_a = -30 \sim 85^\circ C$)
• READ CYCLE

SYMBOL	PARAMETER	TC5513AP-2/APL-2 TC5513AD-2/ADL-2		UNIT
		MIN.	MAX.	
t_{RC}	Read Cycle Time	200	—	ns
t_{ACC}	Access Time	—	200	ns
t_{CO}	CE Access Time	—	200	ns
t_{OH}	Output Data Hold Time	15	—	ns
t_{DIS}	Output Disable Time	—	60	ns
t_{COE}	Output Enable Time	5	—	ns

• WRITE CYCLE


SYMBOL	PARAMETER	TC5513AP-2/APL-2 TC5513AD-2/ADL-2		UNIT
		MIN.	MAX.	
t_{WC}	Write Cycle Time	200	—	ns
t_{AW}	Address Setup Time	0	—	ns
t_{WP}	Write Pulse Width	120	—	ns
t_{DS}	Data Setup Time	120	—	ns
t_{DH}	Data Hold Time	0	—	ns
t_{WR}	Write Recovery Time	0	—	ns

A.C. TEST CONDITIONS


- Output Load : 100pF + 1 TTL Gate
- Input Pulse Levels : 0.6V, 2.4V
- Timing Measurement Reference Levels
 - Input : 0.8V, 2.2V
 - Output : 0.8V, 2.2V
- Input Pulse Rise and Fall Times : 10ns

TIMING WAVEFORMS


• Read Cycle (1)



• Write Cycle 1 (R/W Controlled)




• Write Cycle 2 (\overline{CE} Controlled)



Notes: (1) R/W is high for a Read Cycle.


(2) If the \overline{CE} low transition occurs simultaneously with the R/W low transition, the output buffers remain in high impedance state.

TYPICAL CURRENT WAVEFORM




OUTLINE DRAWINGS

● PLASTIC PACKAGE



● CERDIP PACKAGE



Notes: (1) Each lead pitch is 2.54mm. All leads are located within 0.25mm of their longitudinal position with respect to No. 1 and No. 18 leads. All dimensions are in millimeters.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

Apr., 1982 Toshiba Corporation



TOSHIBA MOS MEMORY PRODUCTS

2048 WORD x 8 BIT CMOS STATIC RAM

SILICON GATE CMOS

TC5516AP/-2, TC5516APL/-2
TC5516AD/-2, TC5516ADL/-2
TC5516AF/-2, TC5516AFL/-2

DESCRIPTION


The TC5516AP/AD/AF is a 16384-bit static random access memory organized as 2048 words by 8 bit using CMOS technology, and operates from a single 5 volt supply.

The TC5516AP/AD/AF is featured by two chip enable inputs, that is, \overline{CE}_1 for fast memory access and \overline{CE}_2 for a minimum standby current mode, and is suited for low power application where battery operation or battery back up for nonvolatility are required. Furthermore the TC5516APL/ADL/AFL

FEATURES

- Standby Current
 - $0.2\mu\text{A}$ (Max.) at $T_a = 25^\circ\text{C}$ } TC5516APL/
 - $1.0\mu\text{A}$ (Max.) at $T_a = 60^\circ\text{C}$ } ADL/AFL
 - $1.0\mu\text{A}$ (Max.) at $T_a = 25^\circ\text{C}$ } TC5516AP/
 - $5.0\mu\text{A}$ (Max.) at $T_a = 60^\circ\text{C}$ } AD/AF
- Low Power Dissipation : 200mW (Typ.) Operating
- Single 5V Power Supply : $5V \pm 10\%$
- Data Retention Supply Voltage: 2.0 ~ 5.5V
- Fully Static Operation

PIN CONNECTION (TOP VIEW)



PIN NAMES


$A_0 \sim A_{10}$	Address Inputs
R/W	Read/Write Control Input
$\overline{CE}_1, \overline{CE}_2$	Chip Enable Inputs
$I/O_1 \sim I/O_8$	Data Input/Output
V_{DD}	Power (+5V)
GND	Ground

guaranteed a standby current equal to or less than $1\mu\text{A}$ at 60°C ambient temperature is available.

The TC5516AP/AD/AF is also featured by pin compatibility with 2716 type EPROM. This means that the TC5516AP/AD/AF and EPROM can be interchanged in the same socket, and the flexibility in the definition of the quantity of RAM versus EPROM obtained as a result allows the wide application in microcomputer system.

- Access Time
 - 250ns (Max.): TC5516AP/APL/AD/ADL/AF/AFL
 - 200ns (Max.): TC5516AP-2/APL-2/AD-2/ADL-2/AF-2/AFL-2
- Two Chip Enable ($\overline{CE}_1, \overline{CE}_2$) for Simple Memory Expansion and Battery Back Up.
- All Inputs and Outputs Directly TTL Compatible
- Three State Outputs
- Package
 - Plastic DIP : TC5516AP/APL
 - Cerdip DIP : TC5516AD/ADL
 - Plastic FP : TC5516AF/AFL

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING
V_{DD}	Power Supply Voltage	-0.3V ~ 7.0V
V_{IH}	Input Voltage	-0.3V ~ $V_{DD} + 0.3$
$V_{I/O}$	Input/Output Voltage	-0.3V ~ $V_{DD} + 0.3$
P_D	Power Dissipation ($T_a = 85^\circ\text{C}$)	0.8W (0.45W)*
T_{STG}	Storage Temperature	-55°C ~ 150°C
T_{OPR}	Operating Temperature	-30°C ~ 85°C
T_{SOLDER}	Soldering Temperature · Time	260°C · 10 sec

*Plastic FP

RECOMMENDED D.C. OPERATING CONDITIONS ($T_a = -30^\circ\text{C} \sim 85^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V_{IH}	Input High Voltage	2.2	—	$V_{DD} + 0.3$	V
V_{IL}	Input Low Voltage	-0.3	—	0.8	V
V_{DH}	Data Retention Voltage	2.0	—	5.5	V

D.C. CHARACTERISTICS ($T_a = -30^\circ\text{C} \sim 85^\circ\text{C}$, $V_{DD} = 5V \pm 10\%$)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT		
I_{IL}	Input Leakage Current	$0 \leq V_{IN} \leq V_{DD}$	—	—	± 1.0	μA		
I_{LO}	I/O Leakage Current	$\overline{CE}_2 = V_{IH}$, $0V \leq V_{I/O} \leq V_{DD}$	—	—	± 5.0	μA		
I_{OH}	Output High Current	$V_{OH} = 2.4V$	-1.0	-2.0	—	mA		
I_{OL}	Output Low Current	$V_{OL} = 0.4V$	2.0	3.0	—	mA		
I_{DDS1}	Standby Current	$\overline{CE}_2 = 2.2V$	—	1.0	3.0	mA		
I_{DD2}		$\overline{CE}_2 = V_{DD} - 0.5V$	TC5516AP/ ADL/AF	$T_a = 25^\circ\text{C}$	—	—	0.2	μA
				$T_a = 60^\circ\text{C}$	—	—	1.0	
			TC5516AP/ AD/AF	$T_a = 25^\circ\text{C}$	—	0.05	1.0	
	$T_a = 60^\circ\text{C}$			—	—	5.0		
I_{DD01}	Operating Current	$\overline{CE}_2 = 0V$, $V_{IN} = V_{IH}/V_{IL}$, $I_{OUT} = 0\text{mA}$	—	40	70	mA		
			I_{DD02}	—	30		55	
		$\overline{CE}_2 = 0V$, $V_{IN} = V_{DD}/\text{GND}$, $I_{OUT} = 0\text{mA}$	—	30	55			

Note: Typical values are at $T_a = 25^\circ\text{C}$, $V_{DD} = 5V$.

CAPACITANCE

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
C_{IN}	Input Capacitance	—	5	10	pF
$C_{I/O}$	Input/Output Capacitance	—	5	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

A.C. CHARACTERISTICS (Ta = -30 ~ 85°C, VDD = 5V ± 10%)

● Read Cycle

SYMBOL	PARAMETER	TC5516AP-2/APL-2 TC5516AD-2/ADL-2 TC5516AF-2/AFL-2		TC5516AP/APL TC5516AD/ADL TC5516AF/AFL		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	200	—	250	—	ns
t _{ACC}	Access Time	—	200	—	250	ns
t _{CO1}	\overline{CE}_1 to Output Valid	—	100	—	100	ns
t _{CO2}	\overline{CE}_2 to Output Valid	—	200	—	250	ns
t _{COE}	\overline{CE}_1 or \overline{CE}_2 to Output Active	10	—	10	—	ns
t _{OD}	Output High-Z form Deselection	—	80	—	80	ns
t _{OH}	Output Hold from Address Change	10	—	10	—	ns

● Write Cycle

SYMBOL	PARAMETER	TC5516AP-2/APL-2 TC5516AD-2/ADL-2 TC5516AF-2/AFL-2		TC5516AP/APL TC5516AD/ADL TC5516AF/AFL		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	200	—	250	—	ns
t _{WP}	Write Pulse Width	160	—	200	—	ns
t _{AW}	Address Set Up Time	0	—	0	—	ns
t _{WR}	Write Recovery Time	10	—	10	—	ns
t _{ODW}	Output High-Z from R/W	—	80	—	80	ns
t _{OEW}	Output Active from R/W	10	—	10	—	ns
t _{DS}	Data Set Up Time	80	—	120	—	ns
t _{DH}	Data Hold Time	0	—	0	—	ns

A.C. TEST CONDITIONS

Output Load : 100 pF + ITTL Gate

Input Pulse Levels : 0.6V, 2.4V

Timing Measurement Reference Levels


Input : 0.8V and 2.2V

Output : 0.8V and 2.2V


Input Pulse Rise and Fall Times : 10ns

TIMING WAVE FORMS


● Read Cycle



● Write Cycle 1



● Write Cycle 2




: UNKNOWN

- NOTE: (1) R/W is high for a Read Cycle.
 (2) t_{WP} is specified as the logical "AND" of \overline{CE}_1 , \overline{CE}_2 and R/W.
 t_{WP} is measured from the latter of \overline{CE}_1 , \overline{CE}_2 or R/W going low to the earlier of \overline{CE}_1 , \overline{CE}_2 or R/W going high.
 (3) t_{DH} , t_{DS} are measured from the earlier of \overline{CE}_1 , \overline{CE}_2 or R/W going high.
 (4) If the \overline{CE}_1 , or \overline{CE}_2 low transition occurs simultaneously with or latter from the R/W low transition in a Write Cycle 1, the output buffers remain in a high impedance state in this period.
 (5) If the \overline{CE}_1 or \overline{CE}_2 high transition occurs prior to or simultaneously with the R/W high transition in a Write Cycle 1, the output buffers remain in a high impedance state in this period.
 (6) If the R/W is low or the R/W low transition occurs prior to or simultaneously with the \overline{CE}_1 or \overline{CE}_2 low transition, the output buffers remain in a high impedance state in this period.
 (7) A write occurs during the overlap of a low \overline{CE}_1 , low \overline{CE}_2 and low R/W. In write cycle 2, write is controlled by either \overline{CE}_1 or \overline{CE}_2 .

DATA RETENTION CHARACTERISTICS ($T_a = -30 \sim 85^\circ\text{C}$)







SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT		
V_{DR}	Data Retention Power Supply Voltage	2.0	—	5.5	V		
I_{DD5}	Standby Current	TC5516APL/ ADL/AFL	$T_a = 25^\circ\text{C}$	—	—	0.2	
			$T_a = 60^\circ\text{C}$	—	—	1.0	
		TC5516AP/ AD/AF	$T_a = 25^\circ\text{C}$	—	0.05	1.0	μA
			$T_a = 60^\circ\text{C}$	—	—	5.0	
			$T_a = 85^\circ\text{C}$	—	—	30	
t_{CDR}	From Chip Deselection to Data Retention Mode	0	—	—	μs		
t_R	Recover Time	t_{RC} (1)	—	—	μs		







Note (1) t_{RC} : Read Cycle Time.








Note: (2) If the V_{IH} level of \overline{CE}_2 is 2.2V, during the period that the V_{DD} voltage is going down from 4.5V to 2.7V, I_{SSD1} current flows. (Refer to D.C. CHARACTERISTICS or TYPICAL CHARACTERISTIC FIGURES.)

TYPICAL CHARACTERISTICS









OUTLINE DRAWINGS

- Plastic DIP




- Cerdip DIP



Note: Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect to No. 1 and No. 24 leads. All dimensions are in millimeters.

● Plastic FP



Note: Each lead pitch is 1.27mm.
 All leads are located within 0.1mm of their true longitudinal position with respect to No. 1 and No. 24 leads.

PACKAGE INFORMATION FOR FLAT PACKAGE


This new flat package is a very small and thin compared with conventional standard dual-in-line package. Differences are as follows.

1. Difference in dimension between flat and standard package.

Unit : mm

	Flat package	Standard package
Length	16.5	32.4
Width	9.0	14.2
Lead Pitch	1.27	2.54
Thickness	1.6	5


2. Comparison in occupied space.



3. Advantage of this package

- Small dimensions
- Capability of High Density Assembly
- Capability of thin Assembly — Capability of Assembly on both side of PC board.

4. PC pattern layout example



Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Apr., 1982 Toshiba Corporation



TOSHIBA MOS MEMORY PRODUCTS

2048 WORD x 8 BIT CMOS STATIC RAM

SILICON GATE CMOS

TC5517AP/-2, TC5517APL/-2
TC5517AD/-2, TC5517ADL/-2
TC5517AF/-2, TC5517AFL/-2

DESCRIPTION


The TC5517AP/AD/AF is a 16384-bit static random access memory organized as 2048 words by 8 bits using CMOS technology, and operates from a single 5 volt supply.

The TC5517AP/AD/AF is featured by output enable and chip enable inputs, that is, \overline{OE} for fast memory access and \overline{CE} for a minimum standby current mode, and is suited for low power application where battery operation or battery back up for non-

FEATURES

- Standby Current
 - 0.2 μ A (Max.) at Ta = 25°C } TC5517APL/
 - 1.0 μ A (Max.) at Ta = 60°C } ADL/AFL
 - 1.0 μ A (Max.) at Ta = 25°C } TC5517AP/
 - 5.0 μ A (Max.) at Ta = 60°C } AD/AF
- Low Power Dissipation : 200mW (Typ.) operating
- Single 5V Power Supply : 5V \pm 10%
- Data Retention Supply Voltage: 2.0 ~ 5.5V
- Fully Static Operation

PIN CONNECTION (TOP VIEW)



PIN NAMES


$A_0 \sim A_{10}$	Address Inputs
R/W	Read/Write Control Input
\overline{OE}	Output Enable Input
\overline{CE}	Chip Enable Input
$I/O_1 \sim I/O_8$	Data Input/Output
V_{DD}	Power (+5V)
GND	Ground

volatility are required. Furthermore the TC5517APL/AFL guaranteed a standby current equal to or less than 1 μ A at 60°C ambient temperature is available.

The TC5517AP/AD/AF is also featured by pin compatibility with 2716 type EPROM. This means that the TC5517AP/AD/AF and EPROM can be interchanged in the same socket, and the flexibility in the definition of the quantity of RAM versus EPROM obtained as a result allows the wide application in microcomputer system.

- Access Time
 - 250ns (Max.) : TC5517AP/APL/AD/ADL/AF/AFL
 - 200ns (Max.) : TC5517AP-2/APL-2/AD-2/ADL-2/AF-2/AFL-2
- Two Control Input (\overline{CE} , \overline{OE})
- Pin Compatible with Nch Static RAM TMM2016P
- All Inputs and Outputs Directly TTL Compatible
- Three State Outputs
- Package
 - Plastic DIP : TC5517AP/APL
 - Cerdip DIP : TC5517AD/ADL
 - Plastic FP : TC5517AF/AFL

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING
V _{DD}	Power Supply Voltage	-0.3V ~ 7.0V
V _{IN}	Input Voltage	-0.3V ~ V _{DD} +0.3V
V _{I/O}	Input/Output Voltage	-0.3V ~ V _{DD} +0.3V
P _D	Power Dissipation (Ta = 85°C)	0.8W (0.45W)*
T _{STG}	Storage Temperature	-55°C ~ 150°C
T _{OPR}	Operating Temperature	-30°C ~ 85°C
T _{SOLDER}	Soldering Temperature · Time	260°C · 10 sec.

*Plastic FP

RECOMMENDED D.C. OPERATING CONDITIONS (Ta = -30°C ~ 85°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	—	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3	—	0.8	V
V _{DH}	Data Retention Voltage	2.0	—	5.5	V

D.C. CHARACTERISTICS (Ta = -30°C ~ 85°C, V_{DD} = 5V ± 10%)

SYMBOL	PARAMETER	CONDITIONS		MIN.	TYP.	MAX.	UNIT	
I _{IL}	Input Leakage Current	0 ≤ V _{IN} ≤ V _{DD}		—	—	±1.0	μA	
I _{LO}	I/O Leakage Current	C _Ē = V _{IH} , 0V ≤ V _{I/O} ≤ V _{DD}		—	—	±5.0	μA	
I _{OH}	Output High Current	V _{OH} = 2.4V		-1.0	-2.0	—	mA	
I _{OL}	Output Low Current	V _{OL} = 0.4V		2.0	3.0	—	mA	
I _{DDS1}	Standby Current	C _Ē = 2.2V		—	1.0	3.0	mA	
I _{DD2}		C _Ē = V _{DD} - 0.5V V _{DD} = 2 ~ 5.5V	TC5517APL/ ADL/AFL	Ta = 25°C	—	—	0.2	μA
				Ta = 60°C	—	—	1.0	
			TC5517AP/ AD/AF	Ta = 25°C	—	0.05	1.0	
				Ta = 60°C	—	—	5.0	
I _{DD01}	Operating Current	C _Ē = 0V, V _{IN} = V _{IH} /V _{IL} , I _{OUT} = 0mA		—	40	70	mA	
		C _Ē = 0V, V _{IN} = V _{DD} /GND, I _{OUT} = 0mA		—	30	55		

Note : Typical values are at Ta = 25°C, V_{DD} = 5V.

CAPACITANCE (Ta = 25°C, f = 1MHz)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	—	5	10	pF
C _{I/O}	Input/Output Capacitance	—	5	10	pF

Note : This parameter is periodically sampled and is not 100% tested.

A.C. CHARACTERISTICS (Ta = -30 ~ 85°C, VDD = 5V ± 10%)

• Read Cycle

SYMBOL	PARAMETER	TC5517AP-2/APL-2 TC5517AD-2/ADL-2 TC5517AF-2/AFL-2		TC5517AP/APL TC5517AD/ADL TC5517AF/AFL		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	200	—	250	—	ns
t _{ACC}	Access Time	—	200	—	250	ns
t _{OE}	\overline{OE} to Output Valid	—	100	—	100	ns
t _{CO}	\overline{CE} to Output Valid	—	200	—	250	ns
t _{COE}	\overline{OE} or \overline{CE} to Output Active	10	—	10	—	ns
t _{OD}	Output High-Z from Deselection	—	80	—	80	ns
t _{OH}	Output Hold from Address Change	10	—	10	—	ns

• Write Cycle


SYMBOL	PARAMETER	TC5517AP-2/APL-2 TC5517AD-2/ADL-2 TC5517AF-2/AFL-2		TC5517AP/APL TC5517AD/ADL TC5517AF/AFL		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	200	—	250	—	ns
t _{WP}	Write Pulse Width	160	—	200	—	ns
t _{AW}	Address Set Up Time	0	—	0	—	ns
t _{WR}	Write Recovery Time	10	—	10	—	ns
t _{ODW}	Output High-Z from R/W	—	80	—	80	ns
t _{OEW}	Output Active from R/W	10	—	10	—	ns
t _{DS}	Data Set Up Time	80	—	120	—	ns
t _{DH}	Data Hold Time	0	—	0	—	ns

A.C. TEST CONDITIONS


Output Load : 100pF + 1TTL Gate
 Input Pulse Levels : 0.6V, 2.4V
 Timing Measurement Reference Levels
 Input : 0.8V and 2.2V
 Output : 0.8V and 2.2V
 Input Pulse Rise and Fall Times : 10ns

TIMING WAVE FORMS


• Read Cycle (1)



• Write Cycle 1 (1)



• Write Cycle 2 (2)




- NOTE: (1) R/W is high for a Read Cycle.
 (2) $\overline{OE} = V_{IH}$ or V_{IL} . If $\overline{OE} = V_{IH}$ during write cycle, the output buffers remain in a high impedance state.
 (3) t_{WP} is specified as the logical "AND" of \overline{CE} and R/W.
 t_{WP} is measured from the latter of \overline{CE} of R/W going low to the earlier of \overline{CE} or R/W going high.
 (4) t_{DH} , t_{DS} are measured from the earlier of \overline{CE} of R/W going high.
 (5) If the \overline{CE} low transition occurs simultaneously with or latter from the R/W low transition in a Write Cycle 1, the output buffers remain in a high impedance state in this period.
 (6) If the \overline{CE} high transition occurs prior to or simultaneously with the R/W high transition in a Write Cycle 1, the output buffers remain in a high impedance state in this period.
 (7) If the R/W is low or the R/W low transition occurs prior to or simultaneously with the \overline{CE} low transition, the output buffers remain in high impedance state in this period.

DATA RETENTION CHARACTERISTICS ($T_a = -30 \sim 85^\circ\text{C}$)

SYMBOL	PARAMETER		MIN.	TYP.	MAX.	UNIT	
V_{DR}	Data Retention Power Supply Voltage		2.0	—	5.5	V	
I_{DSS2}	Standby Current	TC5517APL/ ADL/AFL	$T_a = 25^\circ\text{C}$	—	—	0.2	μA
			$T_a = 60^\circ\text{C}$	—	—	1.0	
		TC5517AP/ AD/AF	$T_a = 25^\circ$	—	0.05	1.0	
			$T_a = 60^\circ\text{C}$	—	—	5.0	
			$T_a = 85^\circ\text{C}$	—	—	30	
t_{CDR}	From Chip Deselection to Data Retention Mode		0	—	—	μs	
t_R	Recovery Time		$t_{RC}(1)$	—	—	μs	


Note (1) t_{RC} : Read Cycle Time




Note (2) If the V_{IH} level of \overline{CE} is 2.2V, during the period that the V_{DD} voltage is going down from 4.5V to 2.7V, I_{DSS1} current flows.

OUTLINE DRAWINGS

- Plastic DIP




- Cerdip DIP



Note: Each lead pitch is 2.54 mm. All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 24 leads. All dimensions are in millimeters.

● Plastic FP



Note: Each lead pitch is 1.27 mm.
 All leads are located within 0.1 mm of their true longitudinal position with respect to No. 1 and No. 24 leads.

PACKAGE INFORMATION FOR FLAT PACKAGE


This new flat package is a very small and thin compared with conventional standard dual-in-line package. Differences are as follows.

1. Difference in dimension between flat and standard package.

Unit: mm

	Flat package	Standard package
Length	16.5	32.4
Width	9.0	14.2
Lead Pitch	1.27	2.54
Thickness	1.6	5


2. Comparison in occupied space



3. Advantage of this package

- Small dimensions
- Capability of High Density Assembly
- Capability of thin Assembly — Capability of Assembly on both side of PC board.

4. PC pattern layout example



Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

©Nov., 1981 Toshiba Corporation

Distributed by



TOSHIBA MOS MEMORY PRODUCTS

2048 WORD x 8 BIT CMOS STATIC RAM

SILICON GATE CMOS

TC5517BP, TC5517BPL
TC5517BD, TC5517BDL
TC5517BF, TC5517BFL

DESCRIPTION

The TC5517BP/BD/BF is a 16384-bit high speed and low power fully static random access memory organized as 2048 words by 8 bits using CMOS technology, and operates from a single 5 volt supply.


The TC5517BP/BD/BF has a output enable input (\overline{OE}) for fast memory access and output control and chip enable input (CE) which is used for device selection and can be used in order to achieve the minimum standby current mode easily for battery back up.

Also the high speed and low power characteristics which maximum access time is 200ns and maximum operating current is 5mA/MHz are achieved.

FEATURES

- Low Power Dissipation
27.5mW/MHz (Max.) Operating
- Standby Current
0.2 μ A (Max.) at $T_a = 25^\circ\text{C}$ | TC5517BPL/
1.0 μ A (Max.) at $T_a = 60^\circ\text{C}$ | BDL/BFL
1.0 μ A (Max.) at $T_a = 25^\circ\text{C}$ | TC5517BP/BD/
5.0 μ A (Max.) at $T_a = 60^\circ\text{C}$ | BF
- Single 5V Power Supply : 5V \pm 10%
- Data Retention Supply Voltage 2.0 ~ 5.5V
- Fully Static Operation

PIN CONNECTION



PIN NAMES


$A_0 \sim A_{10}$	Address Inputs
R/W	Read/Write Control Input
\overline{OE}	Output Enable Input
CE	Chip Enable Input
$I/O_1 \sim I/O_8$	Data Input/Output
V_{DD}	Power (+5V)
GND	Ground

Thus the TC5517BP/BD/BF is most suitable for use in low power applications where battery operation or battery back up for nonvolatility are required. Furthermore the TC5517BPL/BDL/BFL guaranteed a standby current equal to or less than 1 μ A at 60 $^\circ$ C ambient temperature available.

And the TC5517BP/BD/BF is pin compatible with 2716 type EPROM. This means that the TC5517BP/BD/BF and EPROM can be interchanged in the same socket, and the flexibility in the definition of the quantity of RAM versus EPROM allows the wide application in microcomputer system.

- Fast Access Time
 $t_{ACC} = 200\text{ns}$ (Max.)
 $t_{OE} = 70\text{ns}$ (Max.)
- Output Buffer Control : \overline{OE}
- On-chip Address Transition Detector
- All inputs and outputs Directly TTL Compatible
- Three State Outputs
- Package
Plastic DIP : TC5517BP/BPL
Cerdip DIP : TC5517BD/BDL
Plastic FP : TC5517BF/BFL

BLOCK DIAGRAM



OPERATION MODE

MODE	\overline{CE}	\overline{OE}	R/W	$A_0 \sim A_{10}$	I/O ₁ ~ ₈	POWER
Read	L	L	H	Stable	Data Out	I _{DDO}
Write	L	*	L	Stable	Data In	I _{DDO}
Output Deselect	L	H	*	*	High Impedance	I _{DDO}
**Standby	H	*	*	*	High Impedance	I _{DS}

Note: *: H or L **: Data Retention Mode

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING
V _{DD}	Power Supply Voltage	-0.3V ~ 7.0V
V _{IN}	Input Voltage	-0.3V ~ V _{DD} + 0.3V
V _{I/O}	Input/Output Voltage	-0.3V ~ V _{DD} + 0.3V
P _D	Power Dissipation (Ta = 85°C)	0.8W (0.45W) *
T _{STG}	Storage Temperature	-55°C ~ 150°C
T _{OPR}	Operating Temperature	-30°C ~ 85°C
T _{SOLDER}	Soldering Temperature · Time	260 °C · 10 sec.

* Plastic FP = 0.45W

RECOMMENDED D.C. OPERATING CONDITIONS (Ta = -30°C ~ 85°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	—	V _{DD} + 0.3	V
V _{IL}	Input Low Voltage	-0.3	—	0.8	V
V _{DH}	Data Retention Voltage	2.0	—	5.5	V

D.C. CHARACTERISTICS (Ta = -30°C ~ 85°C, V_{DD} = 5V ± 10%)

SYMBOL	PARAMETER	CONDITIONS		MIN.	TYP.	MAX.	UNIT	
I _{IL}	Input Leakage Current	0 ≤ V _{IN} ≤ V _{DD}		—	—	±1.0	μA	
I _{LO}	I/Q Leakage Current	$\overline{CE} = V_{IH}, 0V \leq V_{I/O} \leq V_{DD}$		—	—	±5.0	μA	
I _{OH}	Output High Current	V _{OH} = 2.4V		-1.0	-2.0	—	mA	
I _{OL}	Output Low Current	V _{OL} = 0.4V		2.0	3.0	—	mA	
I _{DDS1}	Standby Current	$\overline{CE} = 2.2V$		—	1.0	3.0	mA	
I _{DDS2}		$\overline{CE} \geq V_{DD} - 0.5V$ V _{DD} = 2 ~ 5.5V	TC5517BPL	Ta=25°C	—	—	0.2	μA
			/BDL/BFL	Ta=60°C	—	—	1.0	
			TC5517BP/ BD/BF	Ta=25°C	—	0.05	1.0	
			Ta=60°C	—	—	5.0		
			Ta=85°C	—	—	30		
I _{DDO1}	Operating Current	t _{cycle} = 200ns		V _{IN} = V _{IH} /V _{IL}	—	—	30	mA
I _{DDO2}		$\overline{CE} = 0V, I_{OUT} = 0mA$		V _{IN} = V _{DD} /GND	—	—	25	
I _{DDO3}		t _{cycle} = 1μs		V _{IN} = V _{IH} /V _{IL}	—	—	10	
I _{DDO4}		$\overline{CE} = 0V, I_{OUT} = 0mA$		V _{IN} = V _{DD} /GND	—	—	5	

Note: Typical Values are at Ta = 25°C, V_{DD} = 5V.

CAPACITANCE (Ta = 25°C, f = 1MHz)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	—	5	10	pF
C _{I/O}	Input/Output Capacitance	—	5	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

A.C. CHARACTERISTICS ($T_a = -30 \sim 85^\circ\text{C}$, $V_{DD} = 5V \pm 10\%$)

• Read Cycle

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
t_{RC}	Read Cycle Time	200	—	ns
t_{ACC}	Access Time	—	200	ns
t_{OE}	OE to Output Valid	—	70	ns
t_{CO}	\overline{CE} to Output Valid	—	200	ns
t_{COE}	OE or CE to Output Active	10	—	ns
t_{OD}	Output High-Z from Deselection	—	60	ns
t_{OH}	Output Hold from Address Change	10	—	ns

• Write Cycle

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
t_{WC}	Write Cycle Time	200	—	ns
t_{WP}	Write Pulse Width	150	—	ns
t_{AW}	Address Set up Time	0	—	ns
t_{WR}	Write Recovery Time	0	—	ns
t_{ODW}	Output High-Z from R/W	—	60	ns
t_{OEW}	Output Active from R/W	10	—	ns
t_{DS}	Data Set up time	90	—	ns
t_{DH}	Data Hold Time	0	—	ns

A.C. TEST CONDITIONS

Output Load : 100pF + 1TTL Gate

Input Pulse Levels : 0.6V, 2.4V

Timing Measurement Reference Levels


Input : 0.8V and 2.2V

Output : 0.8V and 2.2V


Input Pulse Rise and Fall Times : 10ns

TIMING WAVEFORMS


• Read Cycle (1)



• Write Cycle 1 (2)



• Write Cycle 2 (2)




- Note: (1) R/W is high for a Read Cycle.
 (2) $\overline{OE} = V_{IH}$ or V_{IL} . If, $\overline{OE} = V_{IH}$ during write cycle, the output buffers remain in a high impedance state.
 (3) t_{WP} is specified as the logical "AND" of \overline{CE} and R/W.
 t_{WP} is measured from the latter of \overline{CE} or R/W going low to the earlier of \overline{CE} or R/W going high.
 (4) t_{DH} , t_{DS} are measured from the earlier of \overline{CE} or R/W going high.
 (5) If the \overline{CE} low transition occurs simultaneously with or later from the R/W low transition in a Write Cycle 1, the output buffers remain in a high impedance state in this period.
 (6) If the \overline{CE} high transition occurs prior to or simultaneously with the R/W high transition in a Write Cycle 1, the output buffers remain in a high impedance state in this period.
 (7) If the R/W is low or the R/W low transition occurs prior to or simultaneously with the \overline{CE} low transition, the output buffers remain in high impedance state in this period.

DATA RETENTION CHARACTERISTICS (Ta = -30 ~ 85°C)

SYMBOL	PARAMETER		MIN.	TYP.	MAX.	UNIT	
V_{DR}	Data Retention Power Supply Voltage		2.0	—	5.5	V	
I_{DDS2}	Standby Current	TC5517BPL/ BDL/BFL	Ta=25°C	—	0.2	μA	
			Ta=60°C	—	1.0		
		TC5517BP/ BD/BF	Ta=25°C	—	0.05		1.0
			Ta=60°C	—	5.0		
			Ta=85°C	—	30		
t_{CDR}	From Chip Deselection to Data Retention Mode		0	—	—	μs	
t_R	Recovery Time		$t_{RC}(1)$	—	—	μs	


Note (1) t_{RC} : Read Cycle Time




Note (2) If the V_{IH} level of \overline{CE} is 2.2V, during the period that the V_{DD} voltage is going down from 4.5V to 2.7V, I_{DDS1} current flows.

OUTLINE DRAWINGS

● Plastic DIP




● Cerdip DIP



Note: Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect to No. 1 and No. 24 leads. All dimensions are in millimeters.

● Plastic FP



Note: Each lead pitch is 1.27mm.
 All leads are located within 0.1mm of their true longitudinal position with respect to No. 1 and No. 24 leads.

PACKAGE INFORMATION FOR FLAT PACKAGE



This new flat package is a very small and thin compared with conventional standard dual-in-line package. Differences are as follows.

1. Difference in dimension between flat and standard package.

Unit : mm

	Flat package	Standard package
Length	16.5	32.4
Width	9.0	14.2
Lead Pitch	1.27	2.54
Thickness	1.6	5

2. Comparison in occupied space




3. Advantage of this package

Small dimensions

Capability of High Density Assembly

Capability of thin Assembly — Capability of Assembly on both side of PC board.

4. PC pattern layout example



Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Mar., 1982 Toshiba Corporation



TOSHIBA MOS MEMORY PRODUCTS

2048 WORD x 8 BIT CMOS STATIC RAM

SILICON GATE CMOS

TC5518BP, TC5518BPL
TC5518BD, TC5518BDL
TC5518BF, TC5518BFL

DESCRIPTION

The TC5518BP/BD/BF is a 16384-bit high speed and low power fully static random access memory organized as 2048 words by 8 bits using CMOS technology, and operates from a single 5 volt supply.


The TC5518BP/BD/BF has two chip enable inputs, \overline{CE}_1 and \overline{CE}_2 , which are used for device selection and can be used in order to achieve the minimum standby current mode easily for battery back up. Also the high speed and low power characteristics which maximum access time is 200ns and maximum operating current is 5mA/MHz are achieved.

Thus the TC5518BP/BD/BF is most suitable for

FEATURES

- Low Power Dissipation
27.5mW/MHz (Max.) Operating
- Standby Current
0.2 μ A (Max.) at $T_a = 25^\circ\text{C}$ } TC5518BPL/
1.0 μ A (Max.) at $T_a = 60^\circ\text{C}$ } BDL/BFL
1.0 μ A (Max.) at $T_a = 25^\circ\text{C}$ } TC5518BP/BD/
5.0 μ A (Max.) at $T_a = 60^\circ\text{C}$ } BF
- Single 5V Power Supply: 5V \pm 10%
- Data Retention Supply Voltage
2.0 ~ 5.5V
- Fully Static Operation

PIN CONNECTION



PIN NAMES


$A_0 \sim A_{10}$	Address Inputs
R/W	Read/Write Control Input
$\overline{CE}_1, \overline{CE}_2$	Chip Enable Inputs
$I/O_1 \sim I/O_8$	Data Input/Output
V_{DD}	Power (+5V)
GND	Ground

use in low power applications where battery operation or battery back up for nonvolatility are required. Furthermore the TC5518BPL/BDL/BFL guaranteed a standby current equal to or less than 1 μ A at 60 $^\circ$ C ambient temperature available.

And the TC5518BP/BD/BF is pin compatible with 2716 type EPROM. This means that the TC5518BP/BD/BF and EPROM can be interchanged in the same socket, and the flexibility in the definition of the quantity of RAM versus EPROM allows the wide application in microcomputer system.

- Fast Access Time
 $t_{ACC} = 200\text{ns}$ (Max.)
- Two Chip Enables ($\overline{CE}_1, \overline{CE}_2$) for Simple Memory Expansion and Battery Back Up
- On-chip Address Transition Detector
- All Inputs and Outputs Directly TTL Compatible
- Three State Outputs
- Package
Plastic DIP : TC5518BP/BPL
Cerdip DIP : TC5518BD/BDL
Platic FP : TC5518BF/BFL

BLOCK DIAGRAM



OPERATION MODE

MODE	CE ₂	CE ₁	R/W	A ₀ ~ A ₁₀	I/O ₁ ~ ₈	POWER
Read	L	L	H	Stable	Data Out	I _{DDO}
Write	L	L	L	Stable	Data In	I _{DDO}
** Standby 1	*	H	*	*	High Impedance	I _{DDO}
** Standby 2	H	*	*	*	High Impedance	I _{DDO}

Note: *: H or L **: Data Retention Mode

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING
V _{DD}	Power Supply Voltage	-0.3V ~ 7.0V
V _{IN}	Input Voltage	-0.3V ~ V _{DD} +0.3V
V _{I/O}	Input/Output Voltage	-0.3V ~ V _{DD} +0.3V
P _D	Power Dissipation (T _a = 85°C)	0.8W (0.45W)*
T _{STG}	Storage Temperature	-55°C ~ 150°C
T _{QPR}	Operating Temperature	-30°C ~ 85°C
T _{SOLDER}	Soldering Temperature - Time	260°C · 10 sec

Plastic FP = 0.45W

RECOMMENDED D.C. OPERATING CONDITIONS (T_a = -30°C ~ 85°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	—	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3	—	0.8	V
V _{DH}	Data Retention Voltage	2.0	—	5.5	V

D.C. CHARACTERISTICS (T_a = -30°C ~ 85°C, V_{DD} = 5V±10%)

SYMBOL	PARAMETER	CONDITIONS		MIN.	TYP.	MIN.	UNIT		
I _{IL}	Input Leakage Current	0 ≤ V _{IN} ≤ V _{DD}		—	—	±1.0	μA		
I _{LO}	I/O Leakage Current	CE ₂ = V _{IH} , 0V ≤ V _{I/O} ≤ V _{DD}		—	—	±5.0	μA		
I _{OH}	Output High Current	V _{OH} = 2.4V		-1.0	-2.0	—	mA		
I _{OL}	Output Low Current	V _{OL} = 0.4V		2.0	3.0	—	mA		
I _{DDO1}	Standby Current	CE ₂ = 2.2V or CE ₁ = 2.2V		—	1.0	3.0	mA		
I _{DDO2}		V _{DD} = 2 ~ 5.5V	TC5518BPL /BDL/BFL	T _a =25°C	—	—	0.2	mA	
				T _a =60°C	—	—	1.0		
			TC5518BP/ BD/BF	T _a =25°C	—	0.05	1.0	μA	
T _a =60°C	—	—	5.0						
T _a =85°C	—	—	30						
I _{DDO1}	Operating Current	t _{cycle} = 200ns, CE ₁ =		V _{IN} = V _{IH} /V _{IL}		—	—	30	mA
I _{DDO2}		CE ₂ = 0V, I _{OUT} = 0mA		V _{IN} = V _{DD} /GND		—	—	25	
I _{DDO3}		t _{cycle} = 1μs, CE ₁ =		V _{IN} = V _{IH} /V _{IL}		—	—	10	
I _{DDO4}		CE ₂ = 0V, I _{OUT} = 0mA		V _{IN} = V _{DD} /GND		—	—	5	

Note: Typical Values are at T_a = 25°C, V_{DD} = 5V

CAPACITANCE

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	—	5	10	pF
C _{I/O}	Input/Output Capacitance	—	5	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

A.C. CHARACTERISTICS ($T_a = -30 \sim 85^\circ\text{C}$, $V_{DD} = 5V \pm 10\%$)

Read Cycle

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
t_{RC}	Read Cycle Time	200	—	—	ns
t_{ACC}	Access Time	—	—	200	ns
t_{CO1}	\overline{CE}_1 to Output Valid	—	—	200	ns
t_{CO2}	\overline{CE}_2 to Output Valid	—	—	200	ns
t_{COE}	\overline{CE}_1 or \overline{CE}_2 to Output Active	10	—	—	ns
t_{OD}	Output High-Z from Deselection	—	—	60	ns
t_{OH}	Output Hold from Address Change	20	—	—	ns

Write Cycle


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
t_{WC}	Write Cycle Time	200	—	—	ns
t_{WP}	Write Pulse Width	150	—	—	ns
t_{AW}	Address Set up Time	0	—	—	ns
t_{WR}	Write Recover Time	0	—	—	ns
t_{ODW}	Output High-Z from R/W	—	—	60	ns
t_{OEW}	Output Active from R/W	10	—	—	ns
t_{DS}	Data Set up Time	90	—	—	ns
t_{DH}	Data Hold Time	0	—	—	ns

A.C. TEST CONDITIONS


Output Load : 100pF + 1TTL Gate
 Input Pulse Levels : 0.6V, 2.4V
 Timing Measurement Reference Levels
 Input : 0.8V and 2.2V
 Output : 0.8V and 2.2V
 Input Pulse Rise and Fall Times : 10 ns

TIMING WAVEFORMS


Read Cycle (1)



Write Cycle 1.



Write Cycle 2.




- Note: (1) R/W is high for a Read Cycle.
 (2) t_{WP} is specified as the logical "AND" of \overline{CE}_1 , \overline{CE}_2 and R/W.
 t_{WP} is measured from the latter of \overline{CE}_1 , \overline{CE}_2 or R/W going low to the earlier of \overline{CE}_1 , \overline{CE}_2 or R/W going high.
 (3) t_{DH} , t_{DS} are measured from the earlier of \overline{CE}_1 , \overline{CE}_2 or R/W going high.
 (4) If the \overline{CE}_1 , or \overline{CE}_2 low transition occurs simultaneously with or latter from the R/W low transition in a Write Cycle 1, the output buffers remain in a high impedance state in this period.
 (5) If the \overline{CE}_1 or \overline{CE}_2 high transition occurs prior to or simultaneously with the R/W high transition in a Write Cycle 1, the output buffers remain in a high impedance state in this period.
 (6) If the R/W is low or the R/W low transition occurs prior to or simultaneously with the \overline{CE}_1 or \overline{CE}_2 low transition, the output buffers remain in a high impedance state in this period.
 (7) A write occurs during the overlap of a low \overline{CE}_1 , low \overline{CE}_2 and low R/W.
 In write cycle 2, write is controlled by either \overline{CE}_1 or \overline{CE}_2 .

DATA RETENTION CHARACTERISTICS ($T_a = -30 \sim 85^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT		
V_{DR}	Data Retention Power Supply Voltage	2.0	—	5.5	V		
I_{DSS2}	Standby Current	TC5518BPL/ BDL/BFL	$T_a = 25^\circ\text{C}$	—	0.2	μA	
			$T_a = 60^\circ\text{C}$	—	1.0		
		TC5518BP/ BD/BF	$T_a = 25^\circ\text{C}$	—	0.05		1.0
			$T_a = 60^\circ\text{C}$	—	—		5.0
			$T_a = 85^\circ\text{C}$	—	—	30	
t_{CDR}	From Chip Deselection to Data Retention Mode	0	—	—	μs		
t_R	Recover Time	$t_{RC}(1)$	—	—	μs		


Note (1) t_{RC} : Read Cycle Time




Note (2) if the V_{IH} level of \overline{CE}_2 (\overline{CE}_1) is 2.2V, during the period that the V_{DD} voltage is going down from 4.5V to 2.7V, I_{DSS1} current flows.

OUTLINE DRAWINGS

- Plastic DIP




- Cerdip DIP



Note: Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect to No. 1 and No.24 leads. All dimensions are in millimeters.

● Plastic FP



Note: Each lead pitch is 1.27mm.
 All leads are located within 0.1mm of their true longitudinal position with respect to No. 1 and No. 24 leads.

PACKAGE INFORMATION FOR FLAT PACKAGE


This new flat package is a very small and thin compared with conventional standard dual-in-line package. Differences are as follows.

1. Difference in dimension between flat and standard package.

Unit : mm

	Flat package	Standard package
Length	16.5	32.4
Width	9.0	14.2
Lead Pitch	1.27	2.54
Thickness	1.6	5


2. Comparison in occupied space



3. Advantage of this package

- Small dimensions
- Capability of High Density Assembly
- Capability of thin Assembly — Capability of Assembly on both side of PC board.

4. PC pattern layout example



Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.



TOSHIBA MOS MEMORY PRODUCTS

8,192 WORD X 8 BIT CMOS STATIC RAM

SILICON GATE CMOS

TC5564P/P-1 TC5564PL/PL-1

DESCRIPTION


The TC5564P is a 65,536-bit high speed static random access memory organized as 8,192 words by 8 bits using CMOS technology, and operates from a single 5-volt supply.

The TC5564P features output enable and chip enable inputs, that is, OE for fast memory access and CE₁, CE₂ for a minimum standby current mode. So it is suited for a high speed, and low power applications where battery operation and/or battery back up for nonvolatility are required. The TC5564P is guaranteed for voltage as low as 2.0 volt. Furthermore the TC5564PL is guaranteed a standby current equal

FEATURES

- Low Standby Current
 - 0.2 μA (Max.) at Ta = 25°C TC5564PL
 - 1.0 μA (Max.) at Ta = 60°C TC5564PL-1
 - 20 μA (Max.) TC5564P
 - TC5564P-1
- Low Power Dissipation
 - 27.5mW/MHz (Max.) Operating
- 5V Single Power Supply
- 8,192 Word x 8 Bit
- Fully Static Operation
- Data Retention Supply Voltage: 2.0 ~ 5.5V

PIN CONNECTION (TOP VIEW)



PIN NAMES

A ₀ ~ A ₁₂	Address Inputs
R/W	Read/Write Control Input
OE	Output Enable Input
CE ₁ , CE ₂	Chip Enable Inputs
I/O ₁ ~ I/O ₈	Data Input/Output
V _{DD}	Power (+5V)
GND	Ground
N.C.	No Connection

PRELIMINARY: The specification limits are subject to change without notice.

to or less than 1 μA at Ta = 60°C ambient temperature available.

The TC5564P also features pincompatibility with the 64K bit EPROM (TMM2764D). This means that the TC5564P and EPROM can be interchanged in the same socket, and flexibility in the definition of the quantity of RAM versus EPROM obtained as a result allows the wide application in microcomputer system.


The TC5564P is moulded in a dual-in-line 28 pin standard plastic package, 0.6 inch width.

- Access Time

	TC5564P TC5564PL	TC5564P-1 TC5564PL-1
Address Access Time (Max.)	100 ns	150 ns
CE ₁ Access Time (Max.)	100 ns	150 ns
CE ₂ Access Time (Max.)	100 ns	150 ns
Output Enable Time (Max.)	50 ns	70 ns

- Directly TTL Compatible:
 - All Inputs and Output
- Standard 28 Pin Dip
- Pin Compatible with 2764 type EPROM

BLOCK DIAGRAM



OPERATION MODE

Operation Mode	\overline{CE}_1	CE_2	\overline{OE}	R/W	I/O ₁ ~ I/O ₈	Power
Read	L	H	L	H	D _{OUT}	I _{DDO}
Write	L	H	*	L	D _{IN}	I _{DDO}
Output Deselect	L	H	H	*	High-Z	I _{DDO}
Standby	H	*	*	*	High-Z	I _{DDS}
	*	L	*	*	High-Z	I _{DDS}

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-2.0 ~ 7.0	V
V _{I/O}	Input and Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	1.0	W
T _{solder}	Soldering Temperature	260 · 10	°C · sec
T _{strg}	Storage Temperature	-55 ~ 150	°C
T _{opr.}	Operating Temperature	-30 ~ 85	°C

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	—	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.5	—	0.8	V
V _{DH}	Data Retention Supply Voltage	2.0	—	5.5	V

D.C. and OPERATING CHARACTERISTICS (T_a = -30 ~ 85°C, V_{DD} = 5V ±10% Unless otherwise noted)

SYMBOL		PARAMETER	MIN.	TYP.	MAX.	UNIT	
I _{IL}	Input Leakage Current	V _{IN} = 0 ~ V _{DD}	—	—	±1.0	μA	
I _{OH}	Output High Current	V _{OH} = 2.4V	-1.0	—	—	mA	
I _{OL}	Output Low Current	V _{OL} = 0.4V	4.0	—	—	mA	
I _{LO}	Output Leakage Current	$\overline{CE}_1 = V_{IH}$ or $CE_2 = V_{IL}$ or R/W = V _{IL} or $\overline{OE} = V_{IH}$ V _{OUT} = 0 ~ V _{DD}	—	—	±1.0	μA	
I _{DDO1}	Operating Current	$\overline{CE}_1 = V_{IL}$ and $CE_2 = V_{IH}$ Other Input = V _{IH} /V _{IL}	t _{cycle} = 1 μs	—	—	10	mA
			t _{cycle} = 100ns	—	—	45	
I _{DDO2}	Operating Current	$\overline{CE}_1 = 0.2V$ and $CE_2 = V_{DD} - 0.2V$ Other Input = V _{DD} - 0.2V/0.2V	t _{cycle} = 1 μs	—	—	5	mA
			t _{cycle} = 100ns	—	—	40	
I _{DDS1}	Standby Current	$\overline{CE}_1 = V_{IH}$ or $CE_2 = V_{IL}$	—	—	2	mA	
I _{DDS2}	Standby Current	$\overline{CE}_1 = V_{DD} - 0.2V$ or $CE_2 = 0.2V$ V _{DD} = 2.0 ~ 5.5V	TC5564PL	T _a = 25°C	—	0.2	μA
			TC5564PL-1	T _a = 60°C	—	1.0	
			TC5564P/TC5564P-1	—	—	20	

Note: In standby mode with $\overline{CE}_1 \geq V_{DD} - 0.2V$, these specification limits are guaranteed under the condition of $CE_2 \geq V_{DD} - 0.2V$ or $CE_2 \leq 0.2V$.

CAPACITANCE (Ta = 25°C)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = GND	5	pF
C _{OUT}	Output Capacitance	V _{OUT} = GND	7	pF

Note: This parameter is periodically sampled and is not 100% tested.

A.C. CHARACTERISTICS (Ta = -30 ~ 85°C, V_{DD} = 5V ± 10%)

Read Cycle


SYMBOL	PARAMETER	CONDITIONS	TC5564P/PL		TC5564P-1/PL-1		UNIT
			MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	V _{IN} = 2.4V/0.6V	100	—	150	—	ns
t _{ACC}	Address Access Time	V _{IH} = 2.2V	—	100	—	150	ns
t _{CO1}	CE ₁ Access Time	V _{IL} = 0.8V	—	100	—	150	ns
t _{CO2}	CE ₂ Access Time	t _r , t _f ≤ 5ns	—	100	—	150	ns
t _{OE}	Output Enable to Output in Valid	V _{OH} = 2.2V V _{OL} = 0.8V	—	50	—	70	ns
t _{COE}	Chip Enable (CE ₁ , CE ₂) to Output in Low-Z	Output Load:	10	—	10	—	ns
t _{OEE}	Output Enable to Output in Low-Z	C _L (100pF) and 1-TTL	5	—	5	—	ns
t _{OD}	Chip Enable (CE ₁ , CE ₂) to Output in High-Z	Gate	—	50	—	70	ns
t _{ODO}	Output Enable to Output in High-Z		—	40	—	60	ns
t _{OH}	Output Data Hold Time		30	—	30	—	ns

Write Cycle


SYMBOL	PARAMETER	CONDITIONS	TC5564P/PL		TC5564P-1/PL-1		UNIT
			MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	V _{IN} = 2.4V/0.6V	100	—	150	—	ns
t _{WP}	Write Pulse Width	V _{IH} = 2.2V	70	—	100	—	ns
t _{CW}	Chip Selection to End of Write	V _{IL} = 0.8V t _r , t _f ≤ 5ns	90	—	120	—	ns
t _{AW}	Address Set up Time		0	—	0	—	ns
t _{WR}	Write Recovery Time		0	—	0	—	ns
t _{ODW}	R/W to Output High-Z		—	50	—	70	ns
t _{OEW}	R/W to Output Low-Z		10	—	10	—	ns
t _{DS}	Data Set up Time		40	—	60	—	ns
t _{DH}	Data Hold Time		0	—	0	—	ns

TIMING WAVEFORMS


READ CYCLE (1)




WRITE CYCLE 1 (R/W Controlled Write)



WRITE CYCLE 2 (4) (\overline{CE}_1 Controlled Write)



WRITE CYCLE 3 (4) (CE_2 Controlled Write)



NOTE:


- (1) R/W is High for Read Cycle.
- (2) Assuming that \overline{CE}_1 Low transition or \overline{CE}_2 High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
- (3) Assuming that \overline{CE}_1 High transition or \overline{CE}_2 Low transition occurs coincident with or prior to R/W High transition, outputs remain in a high impedance state.
- (4) Assuming that \overline{OE} is High for Write cycle, Outputs are in high impedance state during this period.

DATA RETENTION CHARACTERISTICS ($T_a = -30 \sim 85^\circ\text{C}$)


SYMBOL	PARAMETER		MIN.	TYP.	MAX.	UNIT
V_{DH}	Data Retention Supply Voltage		2.0	—	5.5	V
I_{DDS2}	Standby Current	TC5564PL	—	—	0.2	μA
			—	—	1.0	μA
		TC5564P	—	—	20	μA
t_{CDR}	Chip Deselection to Data Retention Mode		0	—	—	μS
t_R	Recovery Time		t_{RC}	—	—	μS

Note (1) t_{RC} : Read cycle time

\overline{CE}_1 Controlled Data Retention Mode (2)



\overline{CE}_2 Controlled Data Retention Mode (4)




NOTE:

- (2) In $\overline{CE1}$ controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2V$ or $CE2 \geq V_{DD} - 0.2V$.
- (3) If the V_{IH} of $\overline{CE1}$ is 2.2V in operation, during the period that the V_{DD} Voltage is going down from 4.5V to 2.4V, I_{DDs1} current flows.
- (4) In $CE2$ controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2V$.

OUTLINE DRAWINGS

Unit : mm



Note: Each lead pitch is 2.54 mm.
All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 28 leads.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Apr., 1982 Toshiba Corporation

OPERATING MODE

Operation Mode	\overline{CE}_1	CE_2	\overline{OE}	R/W	I/O ₁ ~ I/O ₈	Power
Read	L	H	L	H	D _{OUT}	I _{DDO}
Write	L	H	*	L	D _{IN}	I _{DDO}
Output Deselect	L	H	H	*	High-Z	I _{DDO}
Standby	H	*	*	*	High-Z	I _{DDS}
	*	L	*	*	High-Z	I _{DDS}

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-2.0 ~ 7.0	V
V _{I/O}	Input and Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	1.0	W
T _{solder}	Soldering Temperature	260-10	°C · sec
T _{strg}	Storage Temperature	-55 ~ 150	°C
T _{opr.}	Operating Temperature	0 ~ 70	°C

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	—	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.5	—	0.8	V
V _{DH}	Data Retention Supply Voltage	2.0	—	5.5	V

D.C. and OPERATING CHARACTERISTICS (T_a = 0 ~ 70°C, V_{DD} = 5V ± 10%)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
I _{IL}	Input Leakage Current	V _{IN} = 0 ~ V _{DD}	—	—	±1.0	μA	
I _{OH}	Output High Current	V _{OH} = 2.4V	-1.0	—	—	mA	
I _{OL}	Output Low Current	V _{OL} = 0.4V	4.0	—	—	mA	
I _{LO}	Output Leakage Current	$\overline{CE}_1 = V_{IH}$ or $CE_2 = V_{IL}$ or R/W = V _{IL} or $\overline{OE} = V_{IH}$ V _{OUT} = 0 ~ V _{DD}	—	—	±1.0	μA	
I _{DDO1}	Operating Current	V _{DD} = 5.5V, $\overline{CE}_1 = V_{IL}$ CE ₂ = V _{IH} Other Input = V _{IH} /V _{IL}	t _{cycle} = 1μs	—	—	10	mA
			t _{cycle} = 100ns	—	—	45	mA
I _{DDO2}	Operating Current	V _{DD} = 5.5V $\overline{CE}_1 = 0.2V$, CE ₂ = V _{DD} - 0.2V Other Input = V _{IH} /V _{IL}	t _{cycle} = 1μs	—	—	5	mA
			t _{cycle} = 100ns	—	—	40	mA
I _{DDS1}	Standby Current	$\overline{CE}_1 = V_{IH}$ or CE ₂ = V _{IL}	—	—	3	mA	
*I _{DDS2}	Standby Current	$\overline{CE}_1 = V_{DD} - 0.2V$ or CE ₂ = 0.2V V _{DD} = 2.0 ~ 5.5V	TC5565PL	—	2	100	μA
			TC5565P	—	—	1.0	mA

Note: In standby mode with $\overline{CE}_1 \geq V_{DD} - 0.2V$, these specification limits are guaranteed under the condition of CE₂ ≥ V_{DD} - 0.2V or CE₂ ≤ 0.2V.

CAPACITANCE (Ta = 25°C)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = GND	5	pF
C _{OUT}	Output Capacitance	V _{OUT} = GND	7	pF

Note: This parameter is periodically sampled and is not 100% tested.

A.C. CHARACTERISTIC (Ta = 0 ~ 70°C, V_{DD} = 5V ± 10%)
Read Cycle


SYMBOL	PARAMETER	CONDITIONS	TC5565P/PL		TC5565P-1/PL-1		UNIT
			MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	V _{IN} = 2.4V/0.6V	100	—	150	—	ns
t _{ACC}	Address Access Time	V _{IH} = 2.2V	—	100	—	150	ns
t _{CO1}	CE ₁ Access Time	V _{IL} = 0.8	—	100	—	150	ns
t _{CO2}	CE ₂ Access Time	t _r , t _f ≤ 5ns	—	100	—	150	ns
t _{OE}	Output Enable to Output in Valid	V _{OH} = 2.2V V _{OL} = 0.8V	—	50	—	70	ns
t _{COE}	Chip Enable (CE ₁ , CE ₂) to Output in Low-Z	Output Load: C _L (100pF) and 1-TTL Gate	10	—	10	—	ns
t _{OOE}	Output Enable to Output Low-Z		5	—	5	—	ns
t _{OD}	Chip Enable (CE ₁ , CE ₂) to Output in High-Z		—	50	—	70	ns
t _{ODO}	Output Enable to Output in High-Z		—	40	—	60	ns
t _{OH}	Output Data Hold Time		30	—	30	—	ns

Write Cycle


SYMBOL	PARAMETER	CONDITIONS	TC5565P/PL		TC5565P-1/PL-1		UNIT
			MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	V _{IN} = 2.4V/0.6V	100	—	150	—	ns
t _{WP}	Write Pulse Width	V _{IH} = 2.2V	70	—	100	—	ns
t _{CW}	Chip Selection to End of Write	V _{IL} = 0.8V t _r , t _f ≤ 5ns	90	—	120	—	ns
t _{AS}	Address Set up Time		0	—	0	—	ns
t _{WR}	Write Recovery Time		0	—	0	—	ns
t _{ODW}	R/W to Output High-Z		—	50	—	70	ns
t _{OEW}	R/W to Output Low-Z		10	—	10	—	ns
t _{DS}	Data Set up Time		40	—	60	—	ns
t _{DH}	Data Hold Time		0	—	0	—	ns

TIMING WAVEFORMS


• READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)



WRITE CYCLE 2 (4) (\overline{CE}_1 Controlled Write)



WRITE CYCLE 3 (4) (CE_2 Controlled Write)



NOTE:


- (1) R/W is High for Read Cycle.
- (2) Assuming that \overline{CE}_1 Low transition of CE_2 High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
- (3) Assuming that \overline{CE}_1 High transition or CE_2 Low transition occurs coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
- (4) Assuming that \overline{OE} is High for Write Cycle, Outputs are in high impedance state during this period.

DATA RETENTION CHARACTERISTICS (Ta = 0 ~ 70°C)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DH}	Data Retention Supply Voltage	2.0	—	5.5	V
I_{BDS2}	Stand by	—	—	100	μA
	Supply Current	—	—	1.0	mA
t_{CDR}	Chip Deselection to Data Retention Mode	0'	—	—	μs
t_R	Recovery Time	$t_{RC}(1)$	—	—	μs

Note (1): Read cycle time

● \overline{CE}_1 Controlled Data Retention Mode




● CE_2 Controlled Data Retention Mode



NOTE:

- (2) In $\overline{CE}1$ controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2V$ or $CE2 \leq V_{DD} - 0.2V$.
- (3) If the V_{IH} of $\overline{CE}1$ is 2.2V in operation, during the period that the V_{DD} voltage is going down from 4.5V to 2.4V, I_{DDS1} current flows.
- (4) In $CE2$ controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2V$.

OUTLINE DRAWINGS



Unit : mm

Note: Each lead pitch is 2.54 mm.

All leads are located within 0.25mm of their true longitudinal position with respect to No. 1 and No. 28 leads.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Apr., 1982 Toshiba Corporation

erasable/Programmable Read Only Memory

2048 WORD x 8 BIT EPROM

N CHANNEL SILICON STACKED GATE MOS.

TMM323D TMM323D-1

DESCRIPTION

The TMM323D is a 2048 word x 8 bit ultraviolet erasable and electrically programmable read only memory. For read operation it requires a single 5-volt power supply only. The maximum active power dissipation is 525mW while the maximum standby power dissipation is only 132mW, a 75% savings. Programming can be executed by applying 25-volt and 5-volt at the V_{pp} and V_{cc} terminals respectively, and applying a TTL level signal at the other input terminals. Programming the one bit location requires

only a single pulse, and it is possible to program sequentially, individually or at random. Under the condition V_{pp} = 25V, read operation is permitted in the program verify mode, and also programming is inhibited by selecting the program inhibit mode.

The TMM323D is fabricated with the N-channel silicon double layer gate MOS technology and is packaged in a standard 24-pin dual-in-line cerdip package.

FEATURES


- Single 5-volt power supply
- Access time: TMM323D ; 450ns (MAX.)
TMM323D-1; 350ns (MAX.)

Current : 100 mA (active)
25mA (standby)

- Three state output
- Particular bit location programming

- Programs with one 50ms pulse
- Total programming time: 100 second
- Inputs and outputs TTL compatible during read and program
- Pin to pin compatible to 2716 type EPROM

PIN CONNECTION



PIN NAMES


A ₀ - A ₁₀	Addresses
O ₀ - O ₇	Outputs
CS	Chip Select
PD/PGM	Power down/ Program
V _{cc} , V _{pp}	Power Supply
GND	Ground

MODE SELECTION

MODE	PINS	PD/PGM (18)	CS (20)	V _{pp} (21)	V _{cc} (24)	Outputs (9-11, 13-17)
Read		V _{IL}	V _{IL}	5V	5V	D out
Deselect		*	V _{IH}	5V	5V	High Z
Power Down		V _{IH}	*	5V	5V	High Z
Program			V _{IH}	25V	5V	D in
Program Verify		V _{IL}	V _{IL}	25V	5V	D out
Program Inhibit		V _{IL}	V _{IH}	25V	5V	High Z

* : V_{IL} or V_{IH}

BLOCK DIAGRAM



MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
V _{CC} Supply Voltage with respect to Ground	V _{CC}	-0.3 ~ +7	V
V _{PP} Supply Voltage with respect to Ground	V _{PP}	-0.3 ~ +26.5	V
All Input Voltages with respect to Ground	V _{IN}	-0.3 ~ +7	V
All Output Voltages with respect to Ground	V _{OUT}	-0.3 ~ +7	V
Power Dissipation	P _D	1.5	W
Soldering Temperature · Times	T _{SOLDER}	260 · 10	°C · sec
Storage Temperature	T _{STG}	-65 ~ +125	°C
Operating Temperature	T _{OPR}	0 ~ 70	°C

READ OPERATION

D.C. and A.C. OPERATING CONDITIONS

PARAMETER	SYMBOL		MIN.	TYP.	MAX.	UNIT
Power supply	V _{CC} (1, 2)	TMM323D	4.75	5	5.25	V
		TMM323D-1	4.5	5	5.5	V
Power supply	V _{PP} (2)		V _{CC} - 0.6	5	V _{CC} + 0.6	V

D.C. and OPERATING CHARACTERISTICS

T_a = 0 ~ 70°C

PARAMETER	SYMBOL	MIN.	TYP. (3)	MAX.	UNIT	CONDITIONS
Input Load Current	I _{LI}			±10	μA	V _{IN} = 5.25V
Output Leakage Current	I _{LO}			±10	μA	V _{OUT} = 5.25V/0.45V
V _{PP} Current (Read)	I _{PP1}			5	mA	V _{PP} = 5.85V
V _{CC} Current (Standby)	I _{CC1}		10	25	mA	PD/PGM = V _{IH} , $\overline{CS} = V_{IL}$
V _{CC} Current (Active)	I _{CC2}		57	100	mA	PD/PGM = $\overline{CS} = V_{IL}$
Input Low Voltage	V _{IL}	-0.1		0.8	V	
Input High Voltage	V _{IH}	2.0		V _{CC} + 1	V	
Output Low Voltage	V _{OL}			0.45	V	I _{OL} = 2.1mA
Output High Voltage	V _{OH}	2.4			V	I _{OH} = -400μA

A.C. CHARACTERISTICS

T_a = 0 ~ 70°C, V_{PP} = V_{CC} ± 0.6V

PARAMETER	SYMBOL	TMM323D		TMM323D-1		UNIT	CONDITIONS
		MIN.	MAX.	MIN.	MAX.		
Address to Output Delay	t _{ACC1}		450		350	ns	PD/PGM = $\overline{CS} = V_{IL}$
PD/PGM to Output Delay	t _{ACC2}		450		350	ns	$\overline{CS} = V_{IL}$
Chip Select to Output Delay	t _{CO}		120		120	ns	PD/PGM = V _{IL}
PD/PGM to Output Float	t _{PF}	0	100	0	100	ns	$\overline{CS} = V_{IL}$
Chip Deselect to Output Float	t _{DF}	0	100	0	100	ns	PD/PGM = V _{IL}
Address to Output Hold	t _{OH}	0		0		ns	PD/PGM = $\overline{CS} = V_{IL}$

• A.C. Test Conditions

- Output Load : ITTL + 100pF
- Input Rise and Fall Times (10% ~ 90%) : ≤ 20ns
- Input Pulse Levels : V_{IL} = 0.8V, V_{IH} = 2.2V
- Timing Measurement Reference Level : Inputs 1V & 2V, Outputs 0.8V & 2V

(Note 4)

CAPACITANCE


Ta = 25°C, f = 1MHz

PARAMETER	SYMBOL	LIMITS			UNIT	CONDITIONS
		Min.	Typ.	Max.		
Input Capacitance	C _{IN}		4	6	pF	V _{IN} = 0V
Output Capacitance	C _{OUT}		8	12	pF	V _{out} = 0V

TIMING WAVEFORMS (READ)


A. Read Mode

PD/PGM = V_{IL}




B. Standby Mode

CS = V_{IL}



Note: 1. V_{CC} must be applied simultaneously or before V_{pp} and cut off simultaneously or after V_{pp}.



- The V_{pp} terminal is permitted to connect the V_{CC} terminal directly during non-programming.
- Typical values are at Ta = 25°C and nominal supply voltages.
- This parameter is periodically sampled and is not 100% tested.
- The t_{ACC2} is a output data delay time (i.e. access time) from address or PD/PGM whichever changes late.

PROGRAM OPERATION

Ta = 25°C ± 5°C, V_{CC} = 5V ± 5%, V_{PP} = 25V ± 1V (Note 1, 2, 3)

D.C. PROGRAMMING CHARACTERISTICS

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITIONS
Input Current	I _{LI}			±10	μA	V _{IN} = 5.25V/0.45V
V _{PP} Supply Current	I _{PP1}			5	mA	PD/PGM = V _{IL}
V _{PP} Supply Current During Programming Pulse	I _{PP2}			30	mA	PD/PGM = V _{IH}
V _{CC} Supply Current	I _{CC}			100	mA	I _{OUT} = 0 mA
Input Low Level	V _{IL}	-0.1		0.8	V	
Input High Level	V _{IH}	2.0		V _{CC} + 1	V	

A.C. PROGRAMMING CHARACTERISTICS


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITIONS
Address Setup Time	t _{AS}	2			μs	
CS Setup Time	t _{CSS}	2			μs	
Data Setup Time	t _{DS}	2			μs	
Address Hold Time	t _{AH}	2			μs	
CS Hold Time	t _{CSH}	2			μs	
Data Hold Time	t _{DH}	2			μs	
Chip Deselect to Output Float Delay	t _{DF}	0		120	ns	PD/PGM = V _{IL}
Chip Select to Output Delay	t _{CO}			120	ns	PD/PGM = V _{IL}
Program Pulse Width	t _{PW}	45	50	55	ms	
Program Pulse Rise Time	t _{PRT}	5			ns	
Program Pulse Fall Time	t _{PFT}	5			ns	

A.C. Test Conditions

- Input Rise and Fall Times (10% ~ 90%) : ≤ 20ns
- Input Pulse Levels : V_{IL} = 0.8V, V_{IH} = 2.2V
- Timing Measurement Reference Level : Input 1V & 2V, Output 0.8V & 2V

TIMING WAVEFORMS (PROGRAM)

V_{PP} = 25V ± 1V, V_{CC} = 5V ± 5%



Note: 1. V_{CC} must be applied simultaneously or before V_{pp} and cut off simultaneously or after V_{pp}.



- Sometimes removing the device from socket and setting the device in socket under the condition V_{pp} = 25V ± 1V may destroy its device, so it should be noted during programming.
- V_{pp} supply voltage is permitted up to 26V programming, so the voltage over 26V should not be applied to V_{pp}. Particularly when switching pulse voltage is applied to V_{pp}, also the over-shoot voltage of its pulse should not be exceeded 26-volt.

ERASURE CHARACTERISTICS

The TMM323D's memory cell data can be erased by applying light with wavelengths shorter than 4000 Å. ($1\text{Å} = 10^{-8}\text{ cm}$)

Sunlight and the fluorescent lamps may include 3000 ~ 4000 Å wavelength components.

Therefore when used under such lighting for extended periods of time, an opaque seal (Toshiba EPROM Protecting Seal AC 901 etc.) will be required to protect the TMM323D. Generally, ultraviolet light with a wavelength of 2537 Å is recommended for TMM323D-erasing, and in this case the integrated dose (ultraviolet light intensity [w/cm^2] x time [sec]) should be over 15 [w.sec/cm^2]

When Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1-cm from the lamp surface, erasure should be completed in about 60 minutes.

And using a lamp whose ultraviolet light intensity is a 12000 [$\mu\text{w/cm}^2$] will reduce the exposure time to about 20 minutes.

(In this case the integrated dose should be 12000 [$\mu\text{w/cm}^2$] x (20 x 60) [sec] \cong 15 [w.sec/cm^2].)

OPERATING INFORMATION

TMM323D-operation-modes are classified into six types, as shown in the following table. Each mode can be selected by TTL level signals only. The V_{CC} and V_{PP} power supplies required are only 5-volt for read operation, and the V_{PP} power supply required is 25-volt during program operation only.

MODE		PINS		PD/PGM	\overline{CS}	V_{PP}	V_{CC}	Outputs
				(18)	(20)	(21)	(24)	(9-11, 13-17)
Read Operation	Read		V_{IL}	V_{IL}	V_{IL}	5V	5V	D out
	Deselect		*	V_{IH}	V_{IH}	5V	5V	High Z
	Power Down		V_{IH}	*	*	5V	5V	High Z
Program Operation	Program		V_{IH} V_{IL}	V_{IH}	V_{IH}	25V	5V	D in
	Program Verify		V_{IL}	V_{IL}	V_{IL}	25V	5V	D out
	Program Inhibit		V_{IL}	V_{IL}	V_{IH}	25V	5V	High Z

* V_{IL} or V_{IH}

Read Mode

Assuming that $\text{PD/PGM} = V_{IL}$ and $\overline{CS} = V_{IL}$, the output data is available within t_{ACC1} (MAX.) after stabilizing of the address.

And assuming that $\text{PD/PGM} = V_{IH}$ or $\overline{CS} = V_{IH}$, the outputs will become high impedance in state.

When all addresses are in the fixed state and $\overline{CS} = V_{IL}$, the output data is available within t_{ACC2} (MAX.) after the PD/PGM input is changes to V_{IL} from the V_{IH} level. (Outputs change to data available state from a high impedance state.)

When all addresses are in the fixed state and $\text{PD/PGM} = V_{IL}$, the output data is available within t_{CO} (MAX.) after the \overline{CS} input is changed to V_{IL} from the V_{IH} level. (Outputs change to data available state from a high impedance state.)

Deselect Mode

Assuming that $\overline{CS} = V_{IH}$, the outputs will be in a high impedance state. So two or more TMM323Ds may be tied together on the same data bus. And the \overline{CS} input of the selected chip must be at the V_{IL} level, and that of the other chip must be at the V_{IH} level.

Power Down Mode

Assuming that PD/PGM = V_{IH} , the power dissipation will be reduced to one-fourth of normal active power. (i.e. 525mW → 132mW)
Then all outputs will become high impedance in state independent of the \overline{CS} input level.

Program Mode

Initially when received by customers all bits of the TMM323D are in the "1" state which is the erased state.

Therefore programming is carried out by electrical writing in the "0" state at the desired bit locations.

Programming can be completed by applying the TTL level pulse signal with a pulse width of from 45 to 55 ms to PD/PGM input under the condition where $V_{PP} = 25V$ and $\overline{CS} = V_{IH}$.

Programming the TMM323D is permitted in any sequence and also at any particular bit location.

But the PD/PGM pulse width applied at one bit location should be over 45ms up to 55ms, and rewriting into the written location is not permitted.

When programming is carried out by applying a DC voltage (V_{IH} level) instead of a pulse to the PD/PGM input, erroneous writing may occur sometimes,

so a pulse whose recommended width is 50ms should be used in programming.

Programming the same data to two or more TMM 323Ds simultaneously can be accomplished by connecting the respective pins together.

Program Verify Mode

In this mode the V_{PP} power supply is 25V.

But assuming that PD/PGM = V_{IL} and $\overline{CS} = V_{IL}$, it can be possible to read written data.

For normal read operation, the V_{PP} power supply voltage required is 5V.



Program Inhibit Mode

Assuming that PD/PGM = V_{IL} and $\overline{CS} = V_{IH}$ under $V_{PP} = 25V$, it is able to inhibit the programming.


According to the above, programming into two or more TMM323Ds mounted on a board will be possible.

Programming into a desired chip tied on a common bus line independently is possible by connecting all respective inputs except PD/PGM together and applying a pulse to the PD/PGM input of a desired chip and applying DC voltage at the V_{IL} level to the PD/PGM inputs of the other chip.

OUTLINE DRAWINGS



Note 1



Note 2

Note

1. Each lead pitch is 2.54 mm. All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 24 leads.
2. This value is measured at the end of leads.
3. All dimensions are in millimeters.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Jun., 1980 Toshiba Corporation



TOSHIBA MOS MEMORY PRODUCTS

2048 WORD x 8 BIT EPROM

N CHANNEL SILICON STACKED GATE MOS.

TMM323DI TMM323DI-1

DESCRIPTION

The TMM323DI is a 2048 word x 8 bit ultraviolet erasable and electrically programmable read only memory. For read operation it requires a single 5-volt power supply only. The maximum active power dissipation is 525mW while the maximum standby power dissipation is only 158mW, a 70% savings. Programming can be executed by applying 25-volt and 5-volt at the V_{pp} and V_{cc} terminals respectively, and applying a TTL level signal at the other input terminals. Programming the one bit location requires


only a single pulse, and it is possible to program sequentially, individually or at random. Under the condition $V_{pp} = 25V$, read operation is permitted in the program verify mode, and also programming is inhibited by selecting the program inhibit mode.

The TMM323DI is fabricated with the N-channel silicon double layer gate MOS technology and is packaged in a standard 24-pin dual-in-line cerdip package.

FEATURES

- Wide operating temperature range
 $T_a = -40 \sim 85^\circ C$
- Single 5-volt power supply
- Access time: TMM323DI ; 450ns (MAX.)
TMM323DI-1 ; 350ns (MAX.)
- Current : 100mA (active) ; TMM323DI
120mA (active) ; TMM323DI-1
30mA (standby)
- Three state output
- Particular bit location programming
- Programs with one 50ms pulse
- Total programming time: 100 second
- Inputs and outputs TTL compatible during read and program
- Pin to pin compatible to 2716 type EPROM

PIN CONNECTION



PIN NAMES


$A_0 - A_{10}$	Addresses
$O_0 - O_7$	Outputs
\overline{CS}	Chip Select
PD/PGM	Power down/ Program
V_{cc}, V_{pp}	Power Supply
GND	Ground

MODE SELECTION

MODE	PINS	PD/PGM (18)	\overline{CS} (20)	V_{pp} (21)	V_{cc} (24)	Outputs (9-11, 13-17)
Read		V_{IL}	V_{IL}	5V	5V	D out
Deselect		*	V_{IH}	5V	5V	High-Z
Power Down		V_{IH}	*	5V	5V	High-Z
Program		V_{IH} V_{IL}	V_{IH}	25V	5V	Din
Program Verify		V_{IL}	V_{IL}	25V	5V	Dout
Program Inhibit		V_{IL}	V_{IH}	25V	5V	High-Z

* : V_{IL} or V_{IH}

BLOCK DIAGRAM



MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT
V _{CC} Supply Voltage with respect to Ground	V _{CC}	-0.3 ~ +7	V
V _{PP} Supply Voltage with respect to Ground	V _{PP}	-0.3 ~ +26.5	V
All Input Voltages with respect to Ground	V _{IN}	-0.3 ~ +7	V
All Output Voltages with respect to Ground	V _{OUT}	-0.3 ~ +7	V
Power Dissipation	P _D	1.5	W
Soldering Temperature - Times	T _{SOLDER}	260-10	°C · sec
Storage Temperature	T _{STG}	-65 ~ +125	°C
Operating Temperature	T _{OPR}	-40 ~ 85	°C

READ OPERATION

D.C. and A.C. OPERATING CONDITIONS

PARAMETER	SYMBOL		MIN.	TYP.	MAX.	UNIT
Power supply	V _{CC} (1, 2)	TMM323DI	4.75	5	5.25	V
		TMM323DI-1	4.5	5	5.5	V
Power supply	V _{PP} (2)		V _{CC} -0.6	5	V _{CC} +0.6	V

D.C. and OPERATING CHARACTERISTICS

T_a = -40 ~ 85°C

PARAMETER	SYMBOL	MIN.	TYP. (3)	MAX.	UNIT	CONDITIONS
Input Load Current	I _{LI}			±10	μA	V _{IN} = 5.25V
Output Leakage Current	I _{LO}			±10	μA	V _{OUT} = 5.25V/0.45V
V _{PP} Current (Read)	I _{PP1}			5	mA	V _{PP} = 5.85V
V _{CC} Current (Standby)	I _{CC1}		10	30	mA	PD/PGM = V _{IH} , $\overline{CS} = V_{IL}$
V _{CC} Current (Active)	TMM323DI		57	100	mA	PD/PGM = $\overline{CS} = V_{IL}$
	TMM323DI-1		57	120		
Input Low Voltage	V _{IL}	-0.1		0.8	V	
Input High Voltage	V _{IH}	2.2		V _{CC} + 1	V	
Output Low Voltage	V _{OL}			0.45	V	I _{OL} = 2.1mA
Output High Voltage	V _{OH}	2.4			V	I _{OH} = -400μA

A.C. CHARACTERISTICS

T_a = -40 ~ 85°C, V_{PP} = V_{CC} ±0.6V

PARAMETER	SYMBOL	TMM323DI		TMM323DI-1		UNIT	CONDITIONS
		MIN.	MAX.	MIN.	MAX.		
Address to Output Delay	t _{ACC1}		450		350	ns	PD/PGM = $\overline{CS} = V_{IL}$
PD/PGM to Output Delay	t _{ACC2}		450		350	ns	$\overline{CS} = V_{IL}$
Chip Select to Output Delay	t _{CO}		120		120	ns	PD/PGM = V _{IL}
PD/PGM to Output Float	t _{PF}	0	100	0	100	ns	$\overline{CS} = V_{IL}$
Chip Deselect to Output Float	t _{DF}	0	100	0	100	ns	PD/PGM = V _{IL}
Address to Output Hold	t _{OH}	0		0		ns	PD/PGM = $\overline{CS} = V_{IL}$

• A.C. Test Conditions

- Output Load : ITTL + 100pF
- Input Rise and Fall Times (10% ~ 90%) : ≤ 20ns
- Input Pulse Levels : V_{IL} = 0.8V, V_{IH} = 2.2V
- Timing Measurement Reference Level : Inputs 1V & 2V, Outputs 0.8V & 2V

(Note 4)

CAPACITANCE


Ta = 25°C, f = 1MHz

PARAMETER	SYMBOL	LIMITS			UNIT	CONDITIONS
		MIN.	TYP.	MAX.		
Input Capacitance	C _{IN}		4	6	pF	V _{IN} = 0V
Output Capacitance	C _{OUT}		8	12	pF	V _{out} = 0V

TIMING WAVEFORMS (READ)


A. Read Mode


PD/PGM = V_{IL}



B. Standby Mode

CS = V_{IL}



- Note: 1. V_{CC} must be applied simultaneously or before V_{pp} and cut off simultaneously or after V_{pp}. 
- The V_{pp} terminal is permitted to connect the V_{CC} terminal directly during non-programming.
 - Typical values are at Ta = 25°C and nominal supply voltages.
 - This parameter is periodically sampled and is not 100% tested.
 - The t_{ACC2} is a output data delay time (i.e. access time) from address or PD/PGM whichever changes late.

PROGRAM OPERATION

Ta = 25°C ± 5°C, V_{CC} = 5V ± 5%, V_{PP} = 25V ± 1V (Note 1, 2, 3)

D.C. PROGRAMMING CHARACTERISTICS

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITIONS
Input Current	I _{LI}			±10	μA	V _{IN} = 5.25V/0.45V
V _{pp} Supply Current	I _{PP1}			5	mA	PD/PGM = V _{IL}
V _{pp} Supply Current During Programming Pulse	I _{PP2}			30	mA	PD/PGM = V _{IH}
V _{CC} Supply Current	I _{CC}			100	mA	I _{OUT} = 0 mA
Input Low Level	V _{IL}	-0.1		0.8	V	
Input High Level	V _{IH}	2.0		V _{CC} + 1	V	

A.C. PROGRAMMING CHARACTERISTICS


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	CONDITIONS
Address Setup Time	t _{AS}	2			μs	
CS Setup Time	t _{CSS}	2			μs	
Data Setup Time	t _{DS}	2			μs	
Address Hold Time	t _{AH}	2			μs	
CS Hold Time	t _{CSH}	2			μs	
Data Hold Time	t _{DH}	2			μs	
Chip Deselect to Output Float Delay	t _{DF}	0		120	ns	PD/PGM = V _{IL}
Chip Select to Output Delay	t _{CO}			120	ns	PD/PGM = V _{IL}
Program Pulse Width	t _{PW}	45	50	55	ms	
Program Pulse Rise Time	t _{PRT}	5			ns	
Program Pulse Fall Time	t _{PFT}	5			ns	

• A.C. Test Conditions


- Input Rise and Fall Times (10% ~ 90%) : ≤ 20ns
- Input Pulse Levels : V_{IL} = 0.8V, V_{IH} = 2.2V
- Timing Measurement Reference Level : Input 1V & 2V, Output 0.8V & 2V

TIMING WAVEFORMS (PROGRAM)

V_{PP} = 25V ± 1V, V_{CC} = 5V ± 5%



Note: 1. V_{CC} must be applied simultaneously or before V_{pp} and cut off simultaneously or after V_{pp}.



- Sometimes removing the device from socket and setting the device in socket under the condition V_{PP} = 25V ± 1V may destroy its device, so it should be noted during programming.
- V_{PP} supply voltage is permitted up to 26V programming, so the voltage over 26V should not be applied to V_{PP}. Particularly when switching pulse voltage is applied to V_{PP}, also the over-shoot voltage of its pulse should not be exceeded 26-volt.



ERASURE CHARACTERISTICS

The TMM323DI's memory cell data can be erased by applying light with wavelengths shorter than 4000 Å. ($1\text{Å} = 10^{-8}\text{ cm}$)

Sunlight and the fluorescent lamps may include 3000 ~ 4000 Å wavelength components.

Therefore when used under such lighting for extended periods of time, an opaque seal (Toshiba EPROM Protecting Seal AC 901 etc.) will be required to protect the TMM323DI. Generally, ultraviolet light with a wavelength of 2537 Å is recommended for TMM323DI-erasing, and in this case the integrated dose (ultraviolet light intensity [w/cm^2] x time [sec]) should be over 15 [w.sec/cm^2]


When Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1-cm from the lamp surface, erasure should be completed in about 60 minutes.

And using a lamp whose ultraviolet light intensity is a 12000 [$\mu\text{w/cm}^2$] will reduce the exposure time to about 20 minutes.

(In this case the integrated dose should be 12000 [$\mu\text{w/cm}^2$] x (20 x 60) [sec] \cong 15 [w.sec/cm^2].)

OPERATING INFORMATION

TMM323DI-operation-modes are classified into six types, as shown in the following table. Each mode can be selected by TTL level signals only. The V_{CC} and V_{PP} power supplies required are only 5-volt for read operation, and the V_{PP} power supply required is 25-volt during program operation only.

MODE		PINS	PD/PGM (18)	\overline{CS} (20)	V_{PP} (21)	V_{CC} (24)	Outputs (9-11, 13-17)
Read Operation ($T_a = -40 \sim 85^\circ\text{C}$)	Read		V_{IL}	V_{IL}	5V	5V	D out
	Deselect		*	V_{IH}	5V	5V	High-Z
	Power Down		V_{IH}	*	5V	5V	High-Z
Program Operation ($T_a = 25 \pm 5^\circ\text{C}$)	Program		 V_{IH} V_{IL}	V_{IH}	25V	5V	Din
	Program Verify		V_{IL}	V_{IL}	25V	5V	Dout
	Program Inhibit		V_{IL}	V_{IH}	25V	5V	High-Z

* V_{IL} or V_{IH}

Read Mode

Assuming that $\text{PD/PGM} = V_{IL}$ and $\overline{CS} = V_{IL}$, the output data is available within t_{ACC1} (MAX.) after stabilizing of the address.

And assuming that $\text{PD/PGM} = V_{IH}$ or $\overline{CS} = V_{IH}$, the outputs will become high impedance in state.

When all addresses are in the fixed state and $\overline{CS} = V_{IL}$, the output data is available within t_{ACC2} (MAX.) after the PD/PGM input is changes to V_{IL} from the V_{IH} level. (Outputs change to data available state from a high impedance state.)

When all addresses are in the fixed state and $\text{PD/PGM} = V_{IL}$, the output data is available within t_{CO} (MAX.) after the \overline{CS} input is changed to V_{IL} from the V_{IH} level. (Outputs change to data available state from a high impedance state.)

Deselect Mode

Assuming that $\overline{CS} = V_{IH}$, the outputs will be in a high impedance state. So two or more TMM323DIs may be tied together on the same data bus. And the \overline{CS} input of the selected chip must be at the V_{IL} level, and that of the other chip must be at the V_{IH} level.

Power Down Mode

Assuming that $PD/PGM = V_{IH}$, the power dissipation will be reduced to one-fourth of normal active power.

Then all outputs will become high impedance in state independent of the \overline{CS} input level.

Program Mode

Initially when received by customers all bits of the TMM323DI are in the "1" state which is the erased state.

Therefore programming is carried out by electrical writing in the "0" state at the desired bit locations.

Programming can be completed by applying the TTL level pulse signal with a pulse width of from 45 to 55 ms to PD/PGM input under the condition where $V_{PP} = 25V$ and $\overline{CS} = V_{IH}$.

Programming the TMM323DI is permitted in any sequence and also at any particular bit location.

But the PD/PGM pulse width applied at one bit location should be over 45ms up to 55ms, and rewriting into the written location is not permitted.

When programming is carried out by applying a DC voltage (V_{IH} level) instead of a pulse to the PD/PGM input, erroneous writing may occur sometimes,

so a pulse whose recommended width is 50ms should be used in programming.

Programming the same data to two or more TMM 323DIs simultaneously can be accomplished by connecting the respective pins together.

Program Verify Mode

In this mode the V_{PP} power supply is 25V.

But assuming that $PD/PGM = V_{IL}$ and $\overline{CS} = V_{IL}$, it can be possible to read written data.

For normal read operation, the V_{PP} power supply voltage required is 5V.



Program Inhibit Mode

Assuming that $PD/PGM = V_{IL}$ and $\overline{CS} = V_{IH}$ under $V_{PP} = 25V$, it is able to inhibit the programming.


According to the above, programming into two or more TMM323DIs mounted on a board will be possible.

Programming into a desired chip tied on a common bus line independently is possible by connecting all respective inputs except PD/PGM together and applying a pulse to the PD/PGM input of a desired chip and applying DC voltage at the V_{IL} level to the PD/PGM inputs of the other chip.

OUTLINE DRAWINGS



Note 1



Note 2

Note

1. Each lead pitch is 2.54 mm. All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 24 leads.
2. This value is measured at the end of leads.
3. All dimensions are in millimeters.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Nov., 1981 Toshiba Corporation



TOSHIBA MOS MEMORY PRODUCTS

4096 WORD x 8 BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE ROM
N-CHANNEL SILICON STACKED GATE MOS

TMM2732D

TMM2732D-2


DESCRIPTION

The TMM2732D is a 4096 word x 8 bit ultraviolet light erasable and electrically programmable read only memory. For read operation, the TMM2732D's maximum access time is 350ns/250ns, and the TMM2732D operates from a single 5-volt power supply and has a low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the \overline{CE} input. The maximum active current is 150mA and the maximum standby current is 25mA/35mA.

FEATURES

- Single 5-volt power supply
- Fast access time
 - TMM2732D : 350ns
 - TMM2732D-2 : 250ns
- Power dissipation
 - 150mA (Max.) (Active)
 - 25mA (Max.) (Standby : TMM2732D)
 - 35mA (Max.) (Standby : TMM2732D-2)
- Low power standby mode : \overline{CE}

PIN CONNECTION



PIN NAMES


$A_0 \sim A_{11}$	Address Inputs
$O_0 \sim O_7$	Data Outputs (Inputs)
\overline{CE}	Chip Enable Input
\overline{OE}/V_{PP}	Output Enable Input/Program Power
V_{CC}	Power (+5V)
GND	Ground

For program operation, the programming is achieved by applying a 50ms active TTL low program pulse to the \overline{CE} input, and it is possible to program sequentially, individually, or at random.

The TMM2732D is fabricated with the N-channel silicon double layer gate MOS technology and is packaged in a standard 24 pin dual in line cerdip package.

- Output buffer control : \overline{OE}
- Fully Static operation
- Programs with one 50ms pulse
- Single location programming
- Total programming time about 200 seconds
- Three state outputs
- Inputs and Outputs
 - Directly TTL compatible
- Pin compatible with i2732 and ROM-TMM2332P

BLOCK DIAGRAM



MODE SELECTION

MODE	PINS (NO.)	\overline{CE} (18)	\overline{OE}/V_{PP} (20)	V_{CC} (24)	Outputs (9-11, 13-17)
Read		V_{IL}	V_{IL}	+5V	D_{OUT}
Output Deselect		*	V_{IH}	+5V	High Impedance
Standby		V_{IH}	*	+5V	High Impedance
Program		V_{IL}	V_{PP}	+5V	D_{IN}
Program Verify		V_{IL}	V_{IL}	+5V	D_{OUT}
Program Inhibit		V_{IH}	V_{PP}	+5V	High Impedance

*: V_{IH} or V_{IL}

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V_{CC}	V_{CC} Supply Voltage	-0.3 ~ 7.0	V
\overline{OE}/V_{PP}	Program Supply Voltage	-0.3 ~ 26.5	V
V_{IN}	Input Voltage	-0.3 ~ 7.0	V
V_{OUT}	Output Voltage	-0.3 ~ 7.0	V
P_D	Power Dissipation	1.6	W
T_{SOLDER}	Soldering Temperature - Time	260 · 10 ³	°C · sec
T_{STRG}	Storage Temperature	-65 ~ 125	°C
T_{OPR}	Operating Temperature	0 ~ 70	°C

READ OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{CC}	V_{CC} Supply Voltage	4.75	5.0	5.25	V
V_{IH}	Input High Voltage	2.0	—	$V_{CC} + 1.0$	V
V_{IL}	Input Low Voltage	-0.3	—	0.8	V

D.C. AND OPERATING CHARACTERISTICS

($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, unless otherwise noted)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
I_{IL}	Input Load Current	$V_{IN} = 0 \sim 5.25\text{V}$	—	—	± 10	μA	
I_{LO}	Output Leakage Current	$V_{OUT} = 0.4 \sim 5.25\text{V}$	—	—	± 10	μA	
I_{CC1}	V_{CC} Current (Standby)	$\overline{CE} = V_{IH}$	TMM2732D	—	—	25	mA
			TMM2732D-2	—	—	35	
I_{CC2}	V_{CC} Current (Active)	$\overline{CE} = V_{IL}$	—	—	150	mA	
V_{OL}	Output Low Voltage	$I_{OL} = 2.1\text{mA}$	—	—	0.4	V	
V_{OH}	Output High Voltage	$I_{OH} = -400\mu\text{A}$	2.4	—	—	V	

A.C. CHARACTERISTICS

($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, unless otherwise noted)

SYMBOL	PARAMETER	CONDITIONS	TMM2732D		TMM2732D-2		UNIT
			MIN.	MAX.	MIN.	MAX.	
t_{ACC}	Address Access Time	$\overline{CE} = \overline{OE} = V_{IL}$	—	350	—	250	ns
t_{CE}	\overline{CE} to Output Valid	$\overline{OE} = V_{IL}$	—	350	—	250	ns
t_{OE}	\overline{OE} to Output Valid	$\overline{CE} = V_{IL}$	—	120	—	100	ns
t_{DF1}	\overline{CE} to Output in High-Z	$\overline{OE} = V_{IL}, \overline{CE} = V_{IH}$	0	100	0	90	ns
t_{DF2}	\overline{OE} to Output in High-Z	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	0	100	0	90	ns
t_{OH}	Output Data Hold Time	$\overline{CE} = \overline{OE} = V_{IL}$	0	—	0	—	ns

A.C. TEST CONDITIONS

Output Load : 1TTL Gate and C_L (100pF)
 Input Pulse Rise and Fall Times : ≤ 20 ns
 Input Pulse Levels : $0.8 \sim 2.2V$
 Timing Measurement Reference Level : Inputs 1V and 2V
 Outputs 0.8V and 2V


CAPACITANCE

* ($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)











SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{IN1}	Input Capacitance Except \overline{OE}/V_{pp}	$V_{IN} = 0V$	—	—	6	pF
C_{IN2}	Input Capacitance (\overline{OE}/V_{pp})	$V_{IN} = 0V$	—	—	20	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	—	—	12	pF

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS



TYPICAL CHARACTERISTIC DATA



PROGRAM OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{IH}	Input High Voltage	2.0	—	$V_{CC} + 1.0$	V
V_{IL}	Input Low Voltage	-0.3	—	0.8	V
V_{CC}	V_{CC} Supply Voltage	4.75	5.0	5.25	V
V_{PP}	Program Input Voltage	24	25	26	V

D.C. PROGRAMMING CHARACTERISTICS

($T_a = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 25V \pm 1V$)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{LI}	Input Current	$V_{IN} = 0 \sim 5.25V$	—	—	± 10	μA
V_{OH}	Output High Voltage	$I_{OH} = -400\mu\text{A}$	2.4	—	—	V
V_{OL}	Output Low Voltage	$I_{OL} = 2.1\text{mA}$	—	—	0.4	V
I_{CC}	V_{CC} Supply Current	—	—	—	150	mA
I_{PP}	V_{PP} Supply Current	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{PP}$	—	—	30	mA

A.C. PROGRAMMING CHARACTERISTICS

($T_a = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 25V \pm 1V$)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
t_{AS}	Address Set Up Time	2	—	—	μs
t_{OES}	\overline{OE} Set Up Time	2	—	—	μs
t_{DS}	Data Set Up Time	2	—	—	μs
(1) t_{AH}	Address Hold Time	0	—	—	μs
t_{OEH}	\overline{OE} Hold Time	2	—	—	μs
t_{DH}	Data Hold Time	2	—	—	μs
t_{DF}	\overline{CE} to Output in High-Z	—	—	100	ns
t_{CE}	\overline{CE} to Output Valid	—	—	350	ns
t_{PW}	Program Pulse Width	45	50	55	ms
t_{PRT}	V_{PP} Pulse Rise Time	50	—	—	ns
t_{VR}	V_{PP} Recovery Time	2	—	—	μs

Note (1) t_{AH} (Program Operation 1) = $0\mu\text{s}$ min.
 t_{AH} (Program Operation 2) = $2\mu\text{s}$ min.
 Refer to Timing Waveforms


A.C. TEST CONDITIONS

- Input Pulse Rise and Fall Times : $\leq 20\text{ns}$
- Input Pulse Levels : $0.8V \sim 2.2V$
- Timing Measurement Reference Level — Inputs : $1V \ \& \ 2V$
 Outputs : $0.8V \ \& \ 2.0V$

TIMING WAVEFORMS (PROGRAM OPERATION)



Program Operation 2. (OE/Vpp = Vpp)



- Note:
1. V_{CC} must be applied simultaneously or before V_{pp} and cut off simultaneously or after V_{pp} .
 2. Sometimes removing the device from socket and setting the device in socket under the condition $V_{pp} = 25V \pm 1V$ may cause permanent damage to the device.
 3. The V_{pp} supply voltage is permitted up to 26V for program operation, so the voltage over 26V should not be applied to the V_{pp} input. When the switching pulse voltage is applied to the V_{pp} input, the over-shoot voltage of its pulse should not be exceeded 26V.

ERASURE CHARACTERISTICS

The TMM2732D's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated does (ultraviolet light intensity [w/cm^2] x exposure time [sec.]) for erasure should be a minimum of 15 [$w. sec/cm^2$].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes.

And using commercial lamps whose ultraviolet light intensity is a 12000 [$\mu w/cm^2$] will reduce the exposure time to about 20 minutes. (In this case, the integrated does is 12000 [$\mu w/cm^2$] x (20 x 60) [sec] \cong 15 [$w. sec/cm^2$].)

The TMM2732D's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the fluorescent lamps will include 3000 ~ 4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals - Toshiba EPROM Protect Seal AC901 - are available.

OPERATION INFORMATION

The TMM2732D's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs except for \overline{OE}/V_{PP} . In the read operation mode, a single 5-volt

power supply is required and the levels required for all inputs are TTL.

In the program operation mode the \overline{OE}/V_{PP} is pulsed from a TTL level to 25V.

MODE		PINS (NO.)		\overline{CE} (18)	\overline{OE}/V_{PP} (20)	V_{CC} (24)	$O_0 \sim O_7$ (9-11, 13-17)
READ OPERATION ($T_a = 0 \sim 70^\circ\text{C}$)	READ		V_{IL}		V_{IL}	+5V	DATA OUTPUT
	OUTPUT Deselect		*		V_{IH}	+5V	HIGH IMPEDANCE
	STANDBY		V_{IH}		*	+5V	HIGH IMPEDANCE
PROGRAM OPERATION ($T_a = 25 \pm 5^\circ\text{C}$)	PROGRAM		V_{IL}		V_{PP}	+5V	DATA INPUT
	PROGRAM VERIFY		V_{IL}		V_{IL}	+5V	DATA OUTPUT
	PROGRAM INHIBIT		V_{IH}		V_{PP}	+5V	HIGH IMPEDANCE

* : V_{IH} or V_{IL}

READ MODE

The TMM2732D has two control functions. Chip Enable (\overline{CE}) controls the operation power and should be used for device selection. Output Enable (\overline{OE}) controls the output buffers, independent of device selection.

Assuming that $\overline{CE} = \overline{OE} = V_{IL}$, the output data is valid at the outputs after address access time (350ns/

250ns max.) from stabilizing of the addresses.

The \overline{CE} to output valid (t_{CE}) is equal to the address access time.

Assuming that $\overline{CE} = V_{IL}$ and address are stable, the output data is valid at the outputs after t_{OE} (120ns/100ns max.) from the falling edge of \overline{OE} .

OUTPUT Deselect MODE

Assuming that $\overline{OE} = V_{IH}$, the outputs will be in a high impedance state. So two or more TMM2732D's can be connected together on a common bus line.

When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TMM2732D has a low power standby mode controlled by \overline{CE} signal. By applying a TTL high level signal to the \overline{CE} input, the TMM2732D is placed in the standby mode which reduce the operating cur-

rent from 150mA to 25mA/35mA, and then the outputs are in a high impedance state, independent of the \overline{OE} input.

PROGRAM MODE

Initially, when received by customers, all bits of the TMM2732D are in the '1' state which is erased state. Therefore the program operation is to introduce '0s' data into the desired bit locations by electrically programming. The TMM2732D is set up in the program operation mode when applied the program input voltage (+25V) to the \overline{OE}/V_{PP} input under $\overline{CE} = V_{IH}$.

Then programming is achieved by applying a 50ms active low TTL program pulse to the \overline{CE} input after

the addresses and data are stable. This program pulse should be a single pulse with 50ms pulse width per address word, and its maximum value is 55mS. The levels required for the address and data inputs are TTL. The TMM2732D can be programmed at any time individually, sequentially, or at random. The TMM2732D must not be programmed with a DC signal applied to the \overline{CE} input.

PROGRAM VERIFY MODE

The verify mode is to check that the desired data is correctly programmed on the programmed bits. The verify is accomplished with \overline{OE}/V_{PP} and \overline{CE} at V_{IL} .


Data should be verified after t_{CE} (350ns max.) from the falling edge of \overline{CE} .

PROGRAM INHIBIT MODE

Under the condition that the program input voltage (+25V) is applied to the \overline{OE}/V_{PP} input, a TTL high level \overline{CE} input inhibits the TMM2732D from being programmed.

Programming of two or more TMM2732D's in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} are commonly connected, and the program pulse is applied to the \overline{CE} input of the desired device only and the TTL high level signal is applied to the other devices.

OUTLINE DRAWINGS



- Note 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect to No. 1 and No. 24 leads.
 2. This value is measured at the end of leads.
 3. All dimensions are in millimeters.



TOSHIBA MOS MEMORY PRODUCTS

4096 WORD x 8 BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE ROM

N CHANNEL SILICON STACKED GATE MOS

TMM2732DI TMM2732DI-2


DESCRIPTION

The TMM2732DI is a 4096 word x 8 bit ultraviolet light erasable and electrically programmable read only memory. For read operation, the TMM2732DI's maximum access time is 350ns / 250ns and the TMM2732DI operates from a single 5-volt power supply and has a low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the \overline{CE} input. The maximum active current is 150 mA and the maximum standby current is 30 mA/40 mA.

FEATURES

- Wide operating temperature range
T_a = -40 ~ 85°C
- Fast access time:
TMM2732DI ; 350 ns
TMM2732DI-2 ; 250 ns
- Power dissipation:
150 mA Max. (active current)
30 mA Max. (standby : TMM2732DI)
40 mA Max. (standby : TMM2732DI-2)

PIN CONNECTION



PIN NAMES


A ₀ ~ A ₁₁	Address Inputs
O ₀ ~ O ₇	Data Outputs (Inputs)
\overline{CE}	Chip Enable Input
\overline{OE} / V _{PP}	Output Enable Input/Program Power
V _{CC}	Power (+5V)
GND	Ground

For program operation, the programming is achieved by applying a 50 ms active TTL low program pulse to the \overline{CE} input, and it is possible to program sequentially, individually, or at random.

The TMM2732DI is fabricated with the N-channel silicon double layer gate MOS technology and is packaged in a standard 24 pin dual in line cerdip package.

- Low power standby mode: \overline{CE}
- Output buffer control : \overline{OE}
- Fully static operation
- Programs with one 50 ms pulse
- Single location programming
- Total programming time: about 200 second
- Three state outputs
- Inputs and outputs TTL compatible
- Pin compatible with i2732 and ROM TMM2332P

BLOCK DIAGRAM



MODE SELECTION

MODE \ PINS (No.)	\overline{CE} (18)	\overline{OE} / V_{PP} (20)	V_{CC} (24)	Outputs (9 - 11, 13 - 17)
Read	V_{IL}	V_{IL}	+5V	D_{OUT}
Output Deselect	*	V_{IH}	+5V	High Impedance
Standby	V_{IH}	*	+5V	High Impedance
Program	V_{IL}	V_{PP}	+5V	D_{IN}
Program Verify	V_{IL}	V_{IL}	+5V	D_{OUT}
Program Inhibit	V_{IH}	V_{PP}	+5V	High Impedance

* : V_{IH} or V_{IL} **MAXIMUM RATINGS**

SYMBOL	ITEM	RATING	UNIT
V_{CC}	V_{CC} Supply Voltage	-0.3 ~ 7.0	V
\overline{OE} / V_{PP}	Program Supply Voltage	-0.3 ~ 26.5	V
V_{IN}	Input Voltage	-0.3 ~ 7.0	V
V_{OUT}	Output Voltage	-0.3 ~ 7.0	V
P_D	Power Dissipation	1.6	W
T_{SOLDER}	Soldering Temperature - Time	260 · 10	°C · sec
T_{STRG}	Storage Temperature	-65 ~ 125	°C
T_{OPR}	Operating Temperature	-40 ~ 85	°C

READ OPERATION**D.C. RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{CC}	V_{CC} Supply Voltage	4.75	5.0	5.25	V
V_{IH}	Input High Voltage	2.2	-	$V_{CC} + 1.0$	V
V_{IL}	Input Low Voltage	-0.3	-	0.8	V

D.C. and OPERATING CHARACTERISTICS(Ta = -40 ~ 85°C, $V_{CC} = 5V \pm 5\%$, unless otherwise noted)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{IL}	Input Load Current	$V_{IN} = 0 \sim 5.25V$	-	-	± 10	μA
I_{LO}	Output Leakage Current	$V_{OUT} = 0.4 \sim 5.25V$	-	-	± 10	μA
I_{CC1}	V_{CC} Current (Standby)	$\overline{CE} = V_{IH}$	-	-	30	mA
		TMM2732DI-2	-	-	40	
I_{CC2}	V_{CC} Current (Active)	$\overline{CE} = V_{IL}$	-	-	150	mA
V_{OL}	Output Low Voltage	$I_{OL} = 2.1mA$	-	-	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -400 \mu A$	2.4	-	-	V

A.C. CHARACTERISTICS

($T_a = -40 \sim 85^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, unless otherwise noted)

SYMBOL	PARAMETER	CONDITIONS	TMM2732DI		TMM2732DI-2		UNIT
			MIN.	MAX.	MIN.	MAX.	
t_{ACC}	Address Access Time	$\overline{CE} = \overline{OE} = V_{IL}$	—	350	—	250	ns
t_{CE}	\overline{CE} to Output Valid	$\overline{OE} = V_{IL}$	—	350	—	250	ns
t_{OE}	\overline{OE} to Output Valid	$\overline{CE} = V_{IL}$	—	120	—	100	ns
t_{DF1}	\overline{CE} to Output in High-Z	$\overline{OE} = V_{IL}, \overline{CE} = V_{IH}$	0	100	0	90	ns
t_{DF2}	\overline{OE} to Output in High-Z	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	0	100	0	90	ns
t_{OH}	Output Data Hold Time	$\overline{CE} = \overline{OE} = V_{IL}$	0	—	0	—	ns

A.C. TEST CONDITIONS


Output Load : 1TTL Gate and C_L (100 pF)
 Input Pulse Rise and Fall Times : ≤ 20 ns
 Input Pulse Levels : 0.8 ~ 2.2V
 Timing Measurement Reference Level : Inputs 1V and 2V
 Outputs 0.8V and 2V

CAPACITANCE * ($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{IN1}	Input Capacitance Except \overline{OE}/V_{pp}	$V_{IN} = 0\text{V}$	—	—	6	pF
C_{IN2}	Input Capacitance (\overline{OE}/V_{pp})	$V_{IN} = 0\text{V}$	—	—	20	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0\text{V}$	—	—	12	pF

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



PROGRAM OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	—	V _{CC} + 1.0	V
V _{IL}	Input Low Voltage	-0.3	—	0.8	V
V _{CC}	V _{CC} Supply Voltage	4.75	5.0	5.25	V
V _{PP}	Program Input Voltage	24	25	26	V

D.C. PROGRAMMING CHARACTERISTICS

(T_a = 25 ± 5°C, V_{CC} = 5V ± 5%, V_{PP} = 25V ± 1V)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} = 0 ~ 5.25V	—	—	± 10	μA
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4	—	—	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA	—	—	0.4	V
I _{CC}	V _{CC} Supply Current	—	—	—	150	mA
I _{PP}	V _{PP} Supply Current	$\overline{CE} = V_{IL}$ $\overline{OE} = V_{PP}$	—	—	30	mA

A.C. PROGRAMMING CHARACTERISTICS

(T_a = 25 ± 5°C, V_{CC} = 5V ± 5%, V_{PP} = 25 ± 1V)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Set Up Time	2	—	—	μs
t _{OES}	\overline{OE} Set Up Time	2	—	—	μs
t _{DS}	Data Set Up Time	2	—	—	μs
(1) t _{AH}	Address Hold Time	0	—	—	μs
t _{OEH}	\overline{OE} Hold Time	2	—	—	μs
t _{DH}	Data Hold Time	2	—	—	μs
t _{DF}	\overline{CE} to Output in High-Z	—	—	100	ns
t _{CE}	\overline{CE} to Output Valid	—	—	350	ns
t _{PW}	Program Pulse Width	45	50	55	ms
t _{PRT}	V _{PP} Pulse Rise Time	50	—	—	ns
t _{VR}	V _{PP} Recovery Time	2	—	—	μs

Note (1) t_{AH} (Program Operation 1) = 0 μs min.

t_{AH} (Program Operation 2) = 2 μs min.


Refer to Timing Waveforms

A.C. TEST CONDITIONS


- Input Pulse Rise and Fall Times : ≤ 20 ns
- Input Pulse Levels : 0.8 ~ 2.2V
- Timing Measurement Reference Level – Inputs : 1V & 2V
Outputs: 0.8V & 2.0V

TIMING WAVEFORMS (PROGRAM OPERATION)

Program Operation 1.



Program Operation 2 ($\overline{OE}/V_{PP} = V_{PP}$)



- NOTE:
1. V_{CC} must be applied simultaneously or before V_{PP} and cut off simultaneously or after V_{PP} .
 2. Sometimes removing the device from socket and setting the device in socket under the condition $V_{PP} = 25V \pm 1V$ may cause permanent damage to the device.
 3. The V_{PP} supply voltage is permitted up to 26V for program operation, so the voltage over 26V should not be applied to the V_{PP} input. When the switching pulse voltage is applied to the V_{PP} input, the over-shoot voltage of its pulse should not be exceeded 26V.

ERASURE CHARACTERISTICS

The TMM2732D1's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537\AA (Angstroms) to the chip through the transparent window. Then integrated dose (ultraviolet light intensity [w/cm^2] \times exposure time [sec.]) for erasure should be a minimum of $15 [\text{w. sec}/\text{cm}^2]$.

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1 cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a $12000 [\mu\text{w}/\text{cm}^2]$ will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is $12000 [\mu\text{w}/\text{cm}^2] \times (20 \times 60) [\text{sec}] \cong 15 [\text{w. sec}/\text{cm}^2]$.)

The TMM2732D1's erasure begins to occur when exposed to light with wavelength shorter than 4000\AA . The

sunlight and the fluorescent lamps will include 3000 ~ 4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals — Toshiba EPROM Protect Seal AC901 — are available.

OPERATION INFORMATION

The TMM2732D1's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs except for \overline{OE}/V_{PP} . In the read operation mode, a signal 5-volt power supply is required and the levels required for all inputs are TTL.

In the program operation mode the \overline{OE}/V_{PP} is pulsed from a TTL level to 25V.

MODE		PINS (NO.)	\overline{CE} (18)	\overline{OE}/V_{PP} (20)	V_{CC} (24)	$O_0 \sim O_7$ (9-11, 13-17)
READ OPERATION	READ		V_{IL}	V_{IL}	+5V	DATA OUTPUT
	OUTPUT DESELECT		*	V_{IH}	+5V	HIGH IMPEDANCE
	STANDBY		V_{IH}	*	+5V	HIGH IMPEDANCE
PROGRAM OPERATION	PROGRAM		V_{IL}	V_{PP}	+5V	DATA INPUT
	PROGRAM VERIFY		V_{IL}	V_{IL}	+5V	DATA OUTPUT
	PROGRAM INHIBIT		V_{IH}	V_{PP}	+5V	HIGH IMPEDANCE

* V_{IH} or V_{IL}

READ MODE

The TMM2732D1 has two control functions. Chip Enable (\overline{CE}) controls the operation power and should be used for device selection. Output Enable (\overline{OE}) controls the output buffers, independent of device selection.

Assuming that $\overline{CE} = \overline{OE} = V_{IL}$, the output data is valid at the outputs within address access time (350 ns max.) after stabilizing of the addresses.

The \overline{CE} to output valid (t_{CE}) is equal to the address access time.

Assuming that $\overline{CE} = V_{IL}$ and addresses are stable, the output data is valid at the outputs within t_{OE} (120 ns max.) after the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that $\overline{OE} = V_{IH}$ or $\overline{CE} = V_{IH}$, the outputs will be in a high impedance state. So two or more TMM2732D1s can be connected together on a common bus line. When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TMM2732D1 has a low power standby mode controlled by \overline{CE} signal. By applying a TTL high level signal to the \overline{CE} input, the TMM2732D1 is placed in the standby mode which reduce the operating current from 150 mA to 30mA, and then the outputs are in a high impedance state, independent of the \overline{OE} input.

PROGRAM MODE

Initially, when received by customers, all bits of the TMM2732D1 are in the "1" state which is erased state. Therefore the program operation is to introduce "0s" data into the desired bit locations by electrically programming. The TMM2732D1 is set up in the program operation mode when applied the program input voltage (+25V) to the \overline{OE}/V_{pp} input under $\overline{CE} = V_{IH}$.

Then programming is achieved by applying a 50 ms active low TTL program pulse to the \overline{CE} input after the addresses and data are stable. This program pulse should be a single pulse with 50 ms pulse width per address word, and its maximum value is 55 ms. The levels required for the address and data inputs are TTL. The TMM2732D1 can be programmed at any time individually, sequentially, or at random. The TMM2732D1 must not be programmed with a DC signal applied to the \overline{CE} input.

PROGRAM VERIFY MODE




The verify mode is to check that the desired data is correctly programmed on the programmed bits. The verify is accomplished with \overline{OE}/V_{pp} and \overline{CE} at V_{IL} . Data should be verified within t_{CE} (350 ns max.) after the falling edge of \overline{CE} .

PROGRAM INHIBIT MODE

Under the condition that the program input voltage (+25V) is applied to the \overline{OE}/V_{pp} input, a TTL high level \overline{CE} input inhibits the TMM2732D1 from being programmed.

Programming of two or more TMM2732D1 s in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} are commonly connected, and the program pulse is applied to the \overline{CE} input of the desired device only and the TTL high level signal is applied to the other devices.

OUTLINE DRAWINGS



- Note: 1. Each lead pitch is 2.54 mm. All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 24 leads.
2. This value is measured at the end of leads.
3. All dimensions are in millimeters.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Oct., 1981 Toshiba Corporation



TOSHIBA MOS MEMORY PRODUCTS

8,192 WORD x 8 BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

N-CHANNEL SILICON STACKED GATE MOS

TMM2764D TMM2764D-2

DESCRIPTION


The TMM2764D is a 8192 word x 8 bit ultraviolet light erasable and electrically programmable read only memory. For read operation, the TMM2764D's access time is 200 ns, and the TMM2764D operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the CE input. The maximum active current is 120mA

FEATURES

- Single 5-volt power supply
- Fast access time : TMM2764D 250 ns
TMM2764D-2 200 ns
- Power dissipation :
120 mA (active current) Max.
35 mA (standby current) Max.
- Low power standby mode : \overline{CE}

PIN CONNECTION

(TOP VIEW) Lower 24 pins compatible with 32K bit EPROM TMM2732D



PIN NAMES

A ₀ ~ A ₁₂	Address Inputs
O ₀ ~ O ₇	Outputs (Inputs)
\overline{CE}	Chip Enable Input
OE	Output Enable Input
PGM	Program Control Input
N.C.	No Connection
V _{PP}	Program Supply Voltage
V _{CC}	V _{CC} Supply Voltage (+5V)
GND	Ground


and the maximum standby current is 35mA.

For program operation, the programming is achieved by applying a 50ms active TTL low program pulse to the PGM input, and it is possible to program sequentially individually, or at random.

The TMM2764D is fabricated with the N-channel silicon double layer gate MOS technology and is packaged in a standard 28 pin dual in line cerdip package.

- Output buffer control : \overline{OE}
- Fully static operation
- Programs with one 50 ms pulse
- Single location programming
- Three state outputs
- Inputs and outputs TTL compatible
- Pin compatible with i2764 and ROM TMM2364P

BLOCK DIAGRAM



MODE SELECTION

Mode	Pin	PGM (27)	\overline{CE} (20)	OE (22)	V _{PP} (1)	V _{CC} (28)	O ₀ ~ O ₇ (11~13, 15~19)	Power
Read		H	L	L	5V	5V	Data Out	Active
Output Deselect		*	*	H		5V	High Impedance	
Standby		*	H	*		5V	High Impedance	Standby
Program		L	L	*		5V	Data in	Active
Program Inhibit		*	H	*	21V	5V	High Impedance	
Program Verify		H	L	H		5V	High Impedance	
Program Verify		H	L	L	5V	Data Out		

Note: * : H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	V _{CC} Power Supply Voltage	-0.6 ~ 7.0	V
V _{PP}	Program Supply Voltage	-0.6 ~ 22.0	V
V _{IN}	Input Voltage	-0.6 ~ 7.0	V
V _{OUT}	Output Voltage	-0.6 ~ 7.0	V
P _D	Power Dissipation	1.5	W
T _{SOLDER}	Soldering Temperature · Time	260 · 10	°C · sec
T _{STRG.}	Storage Temperature	-65 ~ 125	°C
T _{OPR.}	Operating Temperature	0 ~ 70	°C

READ OPERATION**D.C. RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.0	—	V _{CC} + 1.0	V
V _{IL}	Input Low Voltage	-0.3	—	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	4.75	—	5.25	V
V _{PP}	V _{PP} Power Supply Voltage	2.0	V _{CC}	V _{CC} + 0.6	V

D.C. and OPERATING CHARACTERISTICS(T_a = 0 ~ 70°C, V_{CC} = 5V ± 5% Unless otherwise noted)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} = 0 ~ V _{CC}	—	—	± 10	μA
I _{CC1}	Supply Current (Standby)	CE = V _{IH}	—	—	35	mA
I _{CC2}	Supply Current (Active)	CE = V _{IL}	—	—	120	mA
V _{OH}	Output High Voltage	I _{OH} = -400μA	2.4	—	—	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA	—	—	0.4	V
I _{PP1}	V _{PP} Current	V _{PP} = 0 ~ V _{CC} + 0.6	—	—	± 10	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0.4 ~ V _{CC}	—	—	± 10	μA

A.C. CHARACTERISTICS

($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{PP} = 2.0\text{V} \sim V_{CC} + 0.6\text{V}$; Unless otherwise noted)

SYMBOL	PARAMETER	CONDITIONS	TMM2764D-2		TMM2764D		UNIT
			MIN.	MAX.	MIN.	MAX.	
t_{ACC}	Address Access Time	$\overline{CE} = \overline{OE} = V_{IL}$, $\overline{PGM} = V_{IH}$	—	200	—	250	ns
t_{CE}	\overline{CE} to Output Valid	$\overline{OE} = V_{IL}$, $\overline{PGM} = V_{IH}$	—	200	—	250	ns
t_{OE}	\overline{OE} to Output Valid	$\overline{CE} = V_{IL}$, $\overline{PGM} = V_{IH}$	—	70	—	100	ns
t_{PGM}	\overline{PGM} to Output Valid	$\overline{OE} = \overline{CE} = V_{IL}$	—	70	—	100	ns
t_{DF1}	\overline{CE} to Output in High-Z	$\overline{OE} = V_{IL}$, $\overline{PGM} = V_{IH}$	0	60	0	90	ns
t_{DF2}	\overline{OE} to Output in High-Z	$\overline{CE} = V_{IL}$, $\overline{PGM} = V_{IH}$	0	60	0	90	ns
t_{DF3}	\overline{PGM} to Output in High-Z	$\overline{OE} = \overline{CE} = V_{IL}$	0	60	0	90	ns
t_{OH}	Output Data Hold Time	$\overline{CE} = \overline{OE} = V_{IL}$, $\overline{PGM} = V_{IH}$	0	—	—	—	ns

A.C. Test Conditions

- Output Load : 1 TTL Gate and $C_L = 100\text{pF}$
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.8V to 2.2V
- Timing Measurement Reference Level : Inputs 1V and 2V, Outputs 0.8V and 2.0V


CAPACITANCE

* ($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = 0\text{V}$	—	4	6	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0\text{V}$	—	8	12	pF

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



PROGRAM OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{IH}	Input High Voltage	2.0	—	$V_{CC} + 1.0$	V
V_{IL}	Input Low Voltage	-0.3	—	0.8	V
V_{CC}	V_{CC} Power Supply Voltage	4.75	5.0	5.25	V
V_{PP}	V_{PP} Power Supply Voltage	20.5	21.0	21.5	V

D.C. and OPERATING CHARACTERISTICS

($T_a = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{LI}	Input Current	$V_{IN} = 0 \sim V_{CC}$	—	—	± 10	μA
V_{OH}	Output High Voltage	$I_{OH} = -400\mu\text{A}$	2.4	—	—	V
V_{OL}	Output Low Voltage	$I_{OL} = 2.1\text{mA}$	—	—	0.4	V
I_{CC}	V_{CC} Supply Current	—	—	—	120	mA
I_{PP2}	V_{PP} Supply Current	$V_{PP} = 21.5V$	—	—	30	mA

A.C. PROGRAMMING CHARACTERISTICS

($T_a = 25 \pm 5^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$)


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{AS}	Address Setup Time	—	2	—	—	μs
t_{AH}	Address Hold Time	—	2	—	—	μs
t_{CES}	\overline{CE} Setup Time	—	2	—	—	μs
t_{CEH}	\overline{CE} Hold Time	—	2	—	—	μs
t_{DS}	Data Setup Time	—	2	—	—	μs
t_{DH}	Data Hold Time	—	2	—	—	μs
t_{PS}	PGM Setup Time	—	2	—	—	μs
t_{PH}	PGM Hold Time	—	2	—	—	μs
t_{OES}	\overline{OE} Setup Time	—	2	—	—	μs
t_{VS}	V_{PP} Setup Time	—	2	—	—	μs
t_{PW}	Program Pulse Width	$\overline{PGM} = \overline{CE} = V_{IL}$	45	50	55	ms
t_{CP}	Program Recovery Time	—	0	—	—	μs
t_{PRT}	Program Pulse Rise Time	—	5	—	—	ns
t_{PFT}	Program Pulse Fall Time	—	5	—	—	ns
t_{CE}	\overline{CE} to Output Valid	—	—	—	250	ns
t_{OE}	\overline{OE} to Output Valid	—	—	—	100	ns
t_{DF1}	\overline{CE} to Output in High Z	$\overline{OE} = V_{IL}$	—	—	90	ns
t_{DF2}	\overline{OE} to Output in High Z	$\overline{CE} = V_{IL}$	—	—	90	ns

A.C. Test Conditions


- Output Load : 1TTL Gate and C_L (100 pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.8 ~ 2.2V
- Timing Measurement Reference Level : Input 1V and 2V ; Output 0.8V and 2.0V

TIMING WAVEFORMS (PROGRAM)

PROGRAM OPERATION 1. ($V_{PP} = 21V \pm 0.5V$)



PROGRAM OPERATION 2. ($V_{PP} = 21V \pm 0.5V$)



- Note: 1. V_{CC} must be applied simultaneously or before V_{PP} and cut off simultaneously or after V_{PP} .
 2. Removing the device from socket and setting the device in socket with $V_{PP} = 21V$ may cause permanent damage to the device.
 3. The V_{PP} supply voltage is permitted up to 22V for program operation, so the voltage over 22V should not be applied to the V_{PP} terminal.
 When the switching pulse voltage is applied to the V_{PP} terminal, the over-shoot voltage of its pulse should not be exceeded 22V.

ERASURE CHARACTERISTICS

The TMM2764D's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated dose (Ultraviolet light intensity [W/cm^2] \times exposure time [sec.]) for erasure should be a minimum of 15 [$\text{W. sec}/\text{cm}^2$].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1 cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [$\mu\text{W}/\text{cm}^2$] will

reduce the exposure time to about 20 minutes. (In this case, the integrated dose is 12000 [$\mu\text{W}/\text{cm}^2$] \times (20 \times 60) [sec] \cong 15 [$\text{W. sec}/\text{cm}^2$].)

The TMM2764D's erasure begins to occur when exposed to light with wavelength shorter than 4000 Å. The sunlight and the fluorescent lamps will include 3000 ~ 4000 Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals - Toshiba EPROM Protect Seal AC901 - are available.

OPERATION INFORMATION

The TMM2764D's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs. In the read

operation mode, a single 5V power supply is required and the levels required for all inputs are TTL.

		PGM (27)	$\overline{\text{CE}}$ (20)	$\overline{\text{OE}}$ (22)	V_{PP} (1)	V_{CC} (28)	$O_0 \sim O_7$ (11 ~ 13, 15 ~ 19)	Power
READ OPERATION ($T_a = 0 \sim 70^\circ\text{C}$)	Read	H	L	L	5V	5V	Data Out	Active
	Output Deselect	*	*	H			High Impedance	Active
	Standby	*	H	*			High Impedance	Standby
PROGRAM OPERATION ($T_a = 25 \pm 5^\circ\text{C}$)	Program	L	L	*	21V	5V	Data In	Active
	Program	*	H	*			High Impedance	Active
	Inhibit	H	L	H			High Impedance	Active
	Program Verify	H	L	L			Data Out	Active

Note: H; V_{IH} . L; V_{IL} . *; V_{IH} or V_{IL}

READ MODE

The TMM2764D has three control functions. The chip enable ($\overline{\text{CE}}$) controls the operation power and should be used for device selection.

The output enable ($\overline{\text{OE}}$) and the program control (PGM) control the output buffers, independent of device selection.

Assuming that $\overline{\text{CE}} = \overline{\text{OE}} = V_{\text{IL}}$ and $\overline{\text{PGM}} = V_{\text{IH}}$, the output data is valid at the outputs after address access time from stabilizing of all addresses.

The $\overline{\text{CE}}$ to output valid (t_{CE}) is equal to the address access time (t_{ACC}).

Assuming that $\overline{\text{CE}} = V_{\text{IL}}$, $\overline{\text{PGM}} = V_{\text{IH}}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of $\overline{\text{OE}}$.

And assuming that $\overline{\text{CE}} = \overline{\text{OE}} = V_{\text{IL}}$ and all addresses are valid, the output data is valid at the outputs after t_{PGM} from the rising edge of PGM.

OUTPUT DESELECT MODE

Assuming that $\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$, the outputs will be in a high impedance state. So two or more TMM2764D can be connected together on a common

STANDBY MODE

The TMM2764D has a low power standby mode controlled by the \overline{CE} signal. By applying a TTL high level to the \overline{CE} input, the TMM2764D is placed in the standby mode which reduce the operating current

PROGRAM MODE

Initially, when received by customers, all bits of the TMM2764D are in the "1" state which is erased state.

Therefore the program operation is to introduce "0s" data into the desired bit locations by electrically programming.

The TMM2764D is set up in the program operation mode when applied the program voltage (+21V) to the V_{PP} terminal under $\overline{CE} = \overline{PGM} = \overline{OE} = V_{IH}$.

The program operation occurs during the overlap of the \overline{CE} low and the \overline{PGM} low. Then the programming is achieved by applying a 50ms (t_{PW}) active low

PROGRAM VERIFY MODE

The verify mode is to check that the desired data is correctly programmed on the programmed bits.

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+21V) is applied to V_{PP} terminal, a high level \overline{CE} or \overline{PGM} input inhibits the TMM2764D from being programmed. Programming of two or more TMM2764Ds in parallel with different data is easily accomplished.

bus line. When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

from 120mA to 35mA, and then the outputs are in a high impedance state, independent of the \overline{OE} and the \overline{PGM} inputs.

program pulse to the \overline{CE} or the \overline{PGM} input after the addresses and data are stable.

This program pulse should be a single pulse with 50ms pulse width per address word, and its maximum value is 55ms.

The levels required for all inputs are TTL.


The TMM2764D can be programmed any location at anytime — either individually, sequentially, or at random.

The TMM2764D should not be programmed with D.C. signal applied to both \overline{CE} and \overline{PGM} inputs.

The verify is accomplished with \overline{OE} and \overline{CE} at V_{IL} and \overline{PGM} at V_{IH} .

That is, all inputs except for \overline{CE} or \overline{PGM} may be commonly connected, and a TTL low level program pulse is applied to the \overline{CE} and \overline{PGM} of the desired device only and TTL high level signal is applied to the other devices.

OUTLINE DRAWINGS



- Note: 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No. 1 and No. 28 leads.
 2. This value is measured at the end of leads.
 3. All dimensions are in millimeters.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.
 ©Nov., 1981 Toshiba Corporation

Mask Programmable Read Only Memories



TOSHIBA MOS MEMORY PRODUCTS

2048 WORD x 8 BIT MASK ROM

TMM334P

N CHANNEL SILICON GATE DEPLETION LOAD

DESCRIPTION

TMM334P is a 16,384 bits read only memory organized as 2048 words by 8 bits and is compatible with i2716 type (16K EPROM). It is suitable for use in programming of production apparatus used micro processor because of its low cost per bit.

TMM334P's mask making is carried out by computer using punched paper tape data of customer and then sample manufacturing will start. Then for customer, 16384 bits memory data and three chip select input active logic are programmable.

Therefore TMM334P manufacturing procedure goes through three steps before mass production. First step is a acceptance of customer's punched

paper tape data. Second step is a presentation of programmed sample (Engineering Sample) for customers. Third step is a verification of Engineering Sample by customers. Sample verification is most important and Toshiba will enter into mass production after above three steps are concluded. Then Toshiba will adopt a established on-line system and so can respond to a customer's needs quickly and can maintain a stable delivery.


TMM334P is fabricated with ion implanted N-channel silicon gate technology. This technology allows a production of high performance. TMM334P is moulded in a 24 pin standard plastic package.

FEATURES

- Single 5V supply voltage; $V_{CC} = 5V \pm 10\%$
- Access time; $t_{ACC} = 450$ ns. (Max.)
- Directly TTL compatible; All inputs and outputs
- Programmable chip select inputs; CS1, CS2, CS3 Easy memory expansion
- Three state output; OR tie capability
- Static operation; No clocks are required.
- Input protected; All inputs have protection against static charge
- Pin to pin compatible; TMM323C, i2316E, i2716

PIN CONNECTION


(TOP VIEW)



PIN NAMES

$A_0 \sim A_6$	Row address inputs
$A_7 \sim A_{10}$	Column address inputs
$D_0 \sim D_7$	Data outputs
$CS_1 / \overline{CS}_1 \sim CS_3 / \overline{CS}_3$	Chip select inputs
VCC	VCC Power Supply Voltage
GND	Ground

BLOCK DIAGRAM



MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	Power supply voltage	-0.5 ~ 7.0	V
V _{IN} , V _{OUT}	Input and output voltage	-0.5 ~ 7.0	V
T _{opr}	Operating temperature	0 ~ 70	°C
T _{stg}	Storage temperature	-55 ~ 150	°C
T _{SOLDER}	Soldering temperature · time	260 · 10	°C · sec
P _D	Power Dissipation (Ta = 70°C)	1.0	W

D.C. OPERATING CONDITION

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input high voltage	—	2.0	—	V _{CC} + 1	V
V _{IL}	Input low voltage	—	-0.5	—	0.8	V
V _{CC}	Power supply voltage	—	4.5	—	5.5	V

D.C. and OPERATING CHARACTERISTICS (Ta = 0°C ~ 70°C)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{IH}	Input high current	V _{IN} = V _{CC}	—	0.01	10	μA
I _{IL}	Input low current	V _{IN} = GND	—	-0.01	-10	μA
V _{OH}	Output high voltage	I _{SOURCE} = -0.4mA	2.4	3.0	—	V
V _{OL}	Output low voltage	I _{SINK} = 2.1mA	—	0.2	0.4	V
I _{OH}	Output high current	V _{OUT} = 2.4V	-0.4	-3.0	—	mA
I _{OL}	Output low current	V _{OUT} = 0.4V	2.1	5.0	—	mA
I _{LO}	Output leakage current	C _S = 0.8V, C _S = 2.0V V _{OUT} = 0.4V to V _{CC}	—	±0.01	±10	μA
I _{CC}	Supply current	I _{OUT} = 0mA	—	40	80	mA

* Ta = 25°C, V_{CC} = 5V

A.C. CHARACTERISTICS (Ta = 0°C ~ 70°C, V_{CC} = 5V ± 10%, C_L = 100pF, t_r, t_f = 20ns)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.*	MAX.	UNIT
t _{ACC}	Access time	t _{AC} ≤ 100ns	—	270	450	ns
t _{CO}	Output delay time from chip select	t _{AC} ≥ t _{ACC}	—	80	120	ns
t _{OD}	Output deselect time	R _L = 100Ω	0	70	100	ns
t _{RC}	Read cycle time	—	450	—	—	ns


* Ta = 25°C, V_{CC} = 5V

CAPACITANCE (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input capacitance	V _{IN} = A. C. GND	—	4	10	pF
C _{OUT}	Output capacitance	V _{OUT} = A. C. GND	—	8	15	pF

Note: This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS



PAPER TAPE FORMAT

Punched paper tape must be a positive logic and use a 7 to 8 bit ASCII code.
 Format 1 (including Data and Check sum every word).

```

NULL
▼TMM334P . XXXX ▼
CR LF
▼MSB = D7 ▼
CR LF
N8;
CR LF
Ruuu0; X07P3; . . . . ; XF1P5;
CR LF
.
.
.
CR LF
R2040; X01P1; . . . . ; X3AP4;
CR LF
(CS1 = 0)
CR LF
(CS2 = 1)
CR LF
(CS3 = 0)
CR LF
$
CR LF
NULL
    
```

Take NULL more than fifty characters.

Contents in single quotation mark (▼ . . ▼) indicates a comment and XXXX is a user's number.
 CR and LF indicate carriage return and line feed respectively.

Specify MSB pin. (D₇ or D₀)

N8 indicates a 8-bit mask pattern.
 Semicolon (;) indicates a punctuation of data.

R indicates an absolute address. Enter the address by decimal code every eight words.

X indicates hexadecimal code. So enter the data represented by hexadecimal code every word after X.

P indicates a check sum of its word. So enter a sum of one's number in a word by decimal code after P.


Data modification: Enter the modified address before the End mark and then enter the data following above procedure independently or serially. Modification can be allowed from 0 address to 2047 address.

Customers can program the active logic of three chip select inputs independently. Specify the active logic of chip select input in the brackets.
 The example is shown in Figure. In this example, chip is active under the condition that CS1 = '0' and CS2 = '1' and CS3 = '0'.

\$ Indicates an End mark .

Take NULL more then fifty characters.

Format 2 (including Data only every word)




R indicates an absolute address. Enter the address by decimal code every sixteen words.

X indicates a hexadecimal code and so enter the data of sixteen words continuously after X.

Data modification: This procedure is following to Format 1. Otherwise specified in Format 1.

Format 1 and Format 2 are Toshiba preferred Format.
The other acceptable Format is Intel BNP Format.

OUTLINE DRAWINGS



Note: Each lead pitch is 2.54 mm. All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 24 leads. All dimensions are in millimeters.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

©Mar., 1980 Toshiba Corporation



TOSHIBA MOS MEMORY PRODUCTS

4096 WORD x 8 BIT MASK ROM

N CHANNEL SILICON GATE DEPLETION LOAD

TMM333P

DESCRIPTION

The TMM333P is a 32,768 bits read only memory organized as 4,096 words by 8 bits. It is suitable for use in programming of production apparatus used micro processor because of its low cost per bit.

The TMM333P's mask making is carried out by computer using punched paper tape data of customer and then sample manufacturing will start. Then for customer, 32,768 bits memory data and two chip select input active logic are programmable.

Therefore the TMM333P manufacturing procedure goes through three steps before mass production. First step is a acceptance of customer's punched paper tape data. Second step is a presentation of

programmed sample (Engineering Sample) for customers. Third step is a verification of Engineering Sample by customers. Sample verification is most important and Toshiba will enter into mass production after above three steps are concluded. Then Toshiba will adopt a established on-line system and so can respond to a customer's needs quickly and can maintain a stable delivery.


The TMM333P is fabricated with ion implanted N-channel silicon gate technology. This technology allows a production of high performance. The TMM 333P is moulded in a 24 pin standard plastic package.

FEATURES

- Single 5V supply voltage; $V_{CC} = 5V \pm 5\%$
- Access time; $t_{ACC} = 450 \text{ ns. (Max.)}$
- Directly TTL compatible; All inputs and outputs
- Programmable chip select inputs; CS₁, CS₂, Easy memory expansion
- Three state outputs; OR tie capability
- Static operation; No clocks are required.
- Input protected; All inputs have protection against static charge
- Pin to pin compatible; TMS4732

PIN CONNECTION


(TOP VIEW)



PIN NAMES

$A_0 \sim A_6$	Row address inputs
$A_7 \sim A_{11}$	Column address inputs
$D_0 \sim D_7$	Data outputs
$CS_1 / \overline{CS_1}, CS_2 / \overline{CS_2}$	Chip select inputs
VCC	Power supply terminal
GND	Ground

BLOCK DIAGRAM



MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	Power supply voltage	-0.5 ~ 7.0	V
V _{IN} , V _{OUT}	Input and output voltage	-0.5 ~ 7.0	V
T _{opr}	Operating temperature	0 ~ 70	°C
T _{stg}	Storage temperature	-55 ~ 150	°C
T _{SOLDER}	Soldering temperature · time	260 · 10	°C · sec
P _D	Power Dissipation (T _a = 70°C)	1.0	W

D.C. OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input high voltage	—	2.0	—	V _{CC} + 1	V
V _{IL}	Input low voltage	—	-0.5	—	0.8	V
V _{CC}	Power supply voltage	—	4.75	5.0	5.25	V

D.C. and OPERATING CHARACTERISTICS (T_a = 0°C ~ 70°C)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{IH}	Input high current	V _{IN} = V _{CC}	—	0.01	10	μA
I _{IL}	Input low current	V _{IN} = GND	—	-0.01	-10	μA
V _{OH}	Output high voltage	I _{SOURCE} = -0.4mA	2.4	3.0	—	V
V _{OL}	Output low voltage	I _{SINK} = 2.1mA	—	0.2	0.4	V
I _{OH}	Output high current	V _{OUT} = 2.4V	-0.4	-3.0	—	mA
I _{OL}	Output low current	V _{OUT} = 0.4V	2.1	5.0	—	mA
I _{LO}	Output leakage current	CS = 0.8V, \overline{CS} = 2.0V V _{OUT} = 0.4V to V _{CC}	—	± 0.01	± 10	μA
I _{CC}	Supply current	I _{OUT} = 0mA	—	60	100	mA

* T_a = 25°C, V_{CC} = 5V

A.C. CHARACTERISTICS (T_a = 0°C ~ 70°C, V_{CC} = 5V ± 5%, C_L = 100pF, t_r, t_f = 20ns)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.*	MAX.	UNIT
t _{ACC}	Access time	t _{AC} ≤ 100ns	—	300	450	ns
t _{CO}	Output delay time from chip select	t _{AC} ≥ t _{ACC}	—	120	200	ns
t _{OD}	Output deselect time	—	0	100	150	ns
t _{RC}	Read cycle time	—	450	—	—	ns


* T_a = 25°C, V_{CC} = 5V

CAPACITANCE (T_a = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input capacitance	V _{IN} = A. C. GND	—	4	10	pF
C _{OUT}	Output capacitance	V _{OUT} = A. C. GND	—	8	15	pF

Note: This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS



PAPER TAPE FORMAT

Punched paper tape data must be a positive logic and use a 7 to 8 bit ASCII code.
 Format 1 (including Data and Check sum every word).

```

NULL
▼ TMM333P - XXXX ▼
CR LF
▼ MSB = D7 ▼
CR LF
N8:
CR LF
Ruuu0; X07P3; . . . ; XF1P5;
CR LF
.
.
.
.
CR LF
R4088; X01P1; . . . ; X3AP4;
CR LF
(CS1 = 0)
CR LF
(CS2 = 1)
CR LF
$
CR LF
NULL
    
```

Take NULL more than fifty characters.

Contents in single quotation mark (▼ . . . ▼) indicates a comment and XXXX is a user's number.

CR and LF indicate carriage return and line feed respectively.

Specify MSB pin. (D₇ or D₀)

N8 indicates a 8-bit mask pattern.

Semicolon (;) indicates a punctuation of data.

R indicates an absolute address. Enter the address by decimal code every eight words.

X indicates hexadecimal code. So enter the data represented by hexadecimal code every word after X.

P indicates a check sum of its word. So enter a sum of one's number in a word by decimal code after P.

Data modification: Enter the modified address before the End mark and then enter the data following above procedure independently or serially. Modification can be allowed from 0 address to 4095 address.

Customers can program the active logic of two chip select inputs independently. Specify the active logic of chip select input in the brackets.

The example is shown in Figure. In this example, chip is active under the condition that CS₁ = '0' and CS₂ = '1'.

\$ Indicates an End mark .

Take NULL more then fifty characters.

Format 2 (including Data only every word)

```

NULL
▼TMM333P - XXXX▼
CR LF
▼MSB = D7▼
CR LF
NB;
CR LF
Ruu0; X075A . . . 3BF1;
CR LF
.
.
R4080; XBCAE . . . 0085;
CR LF
(CS1 = 0)
CR LF
(CS2 = 0)
CR LF
$
CR LF
NULL
    
```


R indicates an absolute address. Enter the address by decimal code every sixteen words.

X indicates a hexadecimal code and so enter the data of sixteen words continuously after X.

Data modification: This procedure is following to Format 1. Otherwise specified in Format 1.

Format 1 and Format 2 are Toshiba preferred Format.
The other acceptable Format is Intel BPNF Format.

OUTLINE DRAWINGS



Note: Each lead pitch is 2.54 mm. All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 24 leads. All dimensions are in millimeters.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

©Sept., 1980 Toshiba Corporation



TOSHIBA MOS MEMORY PRODUCTS

4,096 WORD X 8 BIT MASK ROM

TMM2332P

N-CHANNEL SILICON GATE MOS

DESCRIPTION

The TMM2332P is a 32768-bit read only memory organized as 4096 words by 8 bits with a low bit cost, thus being most suitable for use in programming of production apparatus using microprocessor.

The TMM2332P features an automatic power down mode. When deselected by Chip Select (CS/ \overline{CS}), the device is in low power ($I_{SB}=15mA$ MAX.) standby mode. This device feature results in system power

saving in larger systems, where the majority of devices are deselected.

The TMM2332P is fabricated with ion implanted N-channel silicon gate technology. This technology allows a production of high performance.


The TMM2332P is moulded in a 24-pin standard plastic package.

FEATURES

- Single 5V-Power Supply
- Fast Access Time: 350ns (MAX.)
- Low Power Dissipation
 - Operating Current = 100mA (MAX.)
 - Standby Current = 15mA (MAX.)
- Power Down Feature: CS / \overline{CS}
- Programmable Chip Select: CS / \overline{CS}
- Output Buffer Control : \overline{OE}
- Easy memory Expansion : CS / \overline{CS}

- Static Operation
- Pin Compatible with 2732 Type EPROM and i2332
- All Inputs and Outputs:
 - Directly TTL Compatible
- Three State Outputs: Wired OR Capability.
- Inputs Protected: All inputs have protection against static charge.


PIN CONNECTION



PIN NAMES

$A_0 \sim A_{11}$	Address Inputs
$D_0 \sim D_7$	Data Outputs
CS/ \overline{CS}	Chip Select Input
\overline{OE}	Output Enable Input
V_{CC}	Power (+5V)
GND	Ground

BLOCK DIAGRAM



MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	Supply Voltage	-0.5 ~ 7.0	V
V _{IN}	Input Voltage	-0.5 ~ 7.0	V
V _{OUT}	Output Voltage	-0.5 ~ 7.0	V
T _{OPR}	Operating Temperature	0 ~ 70	°C
T _{STRG}	Storage Temperature	-55 ~ 150	°C
T _{SOLDER}	Soldering Temperature*Time	260 • 10	°C•Sec
P _D	Power Dissipation (T _a = 70°C)	1.0	W

D.C. OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.0	—	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.5	—	0.8	V
V _{CC}	Power Supply Voltage	4.5	5.0	5.5	V

D.C. CHARACTERISTICS (V_{CC} = 5V ± 10%, T_a = 0 ~ 70°C)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{IL}	Input Leakage Current	V _{IN} = 0 ~ V _{CC}	—	±0.02	±10	μA
I _{OH}	Output High Current	V _{OH} = 2.4V	-0.4	-2.0	—	mA
I _{OL}	Output Low Current	V _{OL} = 0.4V	2.0	4.0	—	mA
I _{LO}	Output Leakage Current	$\overline{OE} = V_{IH}$ or $\overline{CS} = V_{IH}$ V _{OUT} = 0.4V ~ V _{CC}	—	±0.05	±10	μA
I _{CC}	Operating Current	$\overline{CS} = V_{IL}$ or CS = V _{IH}	—	—	100	mA
I _{SB}	Standby Current	$\overline{CS} = V_{IH}$ or CS = V _{IL}	—	—	15	mA

CAPACITANCE (T_a = 0 ~ 70°C, f = 1MHz)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	—	5	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	—	8	15	pF

Note: This parameter is periodically sampled and is not 100% tested.


A.C. CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0 \sim 70^\circ C$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
t_{RC}	Read Cycle Time	350	—	—	ns
t_{ACC}	Access Time	—	—	350	ns
t_{CO}	Chip Selection to Output Valid	—	—	350	ns
t_{OO}	\overline{OE} to Output Valid	—	—	120	ns
t_{ODC}	Chip Deselection to Output in High-Z	—	—	100	ns
t_{ODO}	\overline{OE} to Output in High-Z	—	—	100	ns
t_{PU}	Chip Selection to Power Up Time	0	—	—	ns
t_{PD}	Chip Deselection to Power Down Time	—	—	100	ns

A.C. TEST CONDITIONS

Input Rise and Fall Times : 20ns
 Timing Measurement Reference Levels ; Input : 0.8V and 2.0V
 Output : 0.8V and 2.0V
 Output Load; 1-TTL Gate and $C_L = 100pF$

A.C. TIMING WAVEFORMS




Note: (1) \overline{CS} and CS waveforms are shown by dotted line and straight line respectively.

ACCEPTABLE FORMAT

Toshiba can accept programming and masking information for TMM2332P in the form of punched paper tape with Intel BNPF format or master devices (EPROM).

OUTLINE DRAWINGS



Note: Each lead pitch is 2.54 mm. All leads are located within 0.25 mm longitudinal position with respect to No. 1 and No. 24 leads. All dimensions are in millimeters.



TOSHIBA MOS MEMORY PRODUCTS

64K BIT (8K WORD X 8 BIT) MASK PROGRAMMABLE ROM

TMM2364P

N CHANNEL SILICON GATE

DESCRIPTION

The TMM2364P is a 65536 bit read only memory organized as 8192 words by 8 bits with a low bit cost, thus being most suitable for use in programming of production apparatus using micro-processor.

Consisting of static memory cells and clocked peripheral circuitry, the TMM2364P provides a high speed and low power dissipation (access time 250ns, operating current 40mA).

The TMM2364P also features an automatic stand-by power mode. When deselected by Chip Enable (\overline{CE}), the operating current is reduced from 40mA to

15mA. Output Enable (\overline{OE}) is effective in preventing data confliction on a common bus line.

The TMM2364P uses the address latch system that the falling edge of \overline{CE} latches all inputs except for \overline{OE} , thus can be easily connected to a system where address and data buses are commonly used.

The TMM2364P is fabricated with ion implanted N-channel silicon gate technology. This technology allows a production of high performance.


The TMM2364P is moulded in a 28 pin standard plastic package, 0.6 inch in width.

FEATURES

- Single 5V \pm 10% power Supply
- Access Time: 250ns max.
- Low Power Dissipation
 - Average Current: 40mA max.
 - Standby Current: 15mA max.
- Input and Output: TTL Compatible
- Three State Outputs: Wired OR Capability

- Edge Enabled Operation: \overline{CE}
- Output Buffer Control: \overline{OE}
- Programmable Chip Select: CS_1, CS_2
Easy Memory Expansion
- Pin Compatible with i2364
- Inputs protected: All inputs have protection against static charge.


PIN CONNECTION



PIN NAMES

$A_0 \sim A_{12}$	Address inputs
$D_0 \sim D_7$	Data outputs
CS/CS	Chip select inputs
\overline{OE}	Output enable input
\overline{CE}	Chip enable input
N.C.	No connection
V_{CC}	Power supply terminal
GND	Ground

BLOCK DIAGRAM



MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	Power Supply Voltage	-0.5 ~ 7.0	V
V _{IN} , V _{OUT}	Input and Output Voltage	-0.5 ~ 7.0	V
T _{OPR}	Operating Temperature	0 ~ 70	°C
T _{STRG}	Storage Temperature	-55 ~ 150	°C
T _{SD}	Soldering Temperature · Time	260 · 10	°C · sec
P _D	Power Dissipation (T _a = 70°C)	1.0	W

D.C. OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	—	2.2	—	V _{CC} + 1	V
V _{IL}	Input Low Voltage	—	-0.5	—	0.8	V
V _{CC}	Power Supply Voltage	—	4.5	5.0	5.5	V

D.C. and OPERATING CHARACTERISTICS (T_a = 0 ~ 70°C)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{IH}	Input High Current	V _{IN} = 5.5V	—	0.05	10	μA
I _{IL}	Input Low Current	V _{IN} = GND	—	-0.05	-10	μA
V _{OH}	Output High Voltage	I _{OH} = -400μA	2.4	3.3	—	V
V _{OL}	Output Low Voltage	I _{OL} = 3.2mA	—	0.3	0.4	V
I _{LOH}	Output Leakage Current	V _{OUT} = 5.5V	—	0.05	10	μA
I _{LOL}		V _{OUT} = 0.4V				
I _{CC1}	Standby Current	CE = 2.2V	—	8	15	mA
I _{CC2}	Average Current	t _{CYC} = 350ns, I _{OUT} = 0mA	—	20	40	mA

* Typical values are at T_a = 25°C and V_{CC} = 5V.

A.C. CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{CE}	\overline{CE} pulse width	—	250	—	—	ns
t_{AS}	Address Setup Time	—	0	—	—	ns
t_{AH}	Address Hold Time	—	50	—	—	ns
t_{ACC}	Access Time	—	—	150	250	ns
t_{OO}	Output Delay Time from \overline{OE}	—	—	50	120	ns
t_{OD}	Output Turn off Delay	—	—	40	70	ns
t_{CC}	\overline{CE} off Time	—	90	—	—	ns
t_{CYC}	Cycle Time	$t_{AS} = 0\text{ns}$, $t_r, t_f = 5\text{ns}$	350	—	—	ns

* Typical values are at $T_a = 25^\circ\text{C}$ and $V_{CC} = 5V$.

A.C. TEST CONDITIONS

- Output Load: ITTL Gate + 100pF
- Input Rise and Fall Times (10% ~ 90%): 5ns
- Input Pulse Levels: 0.8 ~ 2.4V
- Timing Measurement Reference Levels: Input; 1V and 2.2V
Output; 0.8V and 2.0V

OPERATION MODE

\overline{CE}	$CS_1, CS_2, \text{Address}$	\overline{OE}	OUTPUT	MODE
H	(1)	(1)	High Z	Standby
	Valid	(1)	High Z	Latch
L	(2)	L	Data out	Read

Note (1) Don't care

(2) $CS_1, CS_2, \text{Address}$ may change after $t_{\Delta H}$.

APPLICATION INFORMATION

1. POWER SUPPLY DECOUPLING

The operating current I_{CC} waveforms for TMM2364P are shown in Fig. 1, 2.

The TMM2364P is a clocked device, so the transient current peaks are produced on the \overline{CE} transition and \overline{CE} active level.

The I_{CC} current transients require adequate decoupling of V_{CC} power supply.

2. POWER ON

The TMM2364P requires initialization prior to normal operation. Two initialization methods are as follows:

- (1) A minimum $100\mu\text{s}$ time delay is required after the application of V_{CC} (+5V) before proper device operation is achieved. And during this period, \overline{CE} must be at V_{IH} level.
- (2) A minimum $100\mu\text{s}$ time delay is required after the application of V_{CC} (5V), and then a minimum of one initialization cycle must be performed before proper device operation is achieved.

Initialization cycle: An initialization cycle is one Chip Enable clock cycle from the first down edge of the \overline{CE} till the next down edge.




Fig. 1 I_{CC} vs time (CS: Select)





Fig. 2 I_{CC} vs time (CS: Deselect)

B. Format 2 (When a check sum per word is not used)




R signifies an address.
Enter the address with the four decimal digits every sixteen words after the character R.

X signifies a hexadecimal digit.
Enter the data of sixteen words continuously after the character X.



Otherwise specified in Format 1.

In addition, Toshiba can also accept programming and masking information for TMM2364P in the form of punched paper tape with Intel BNPF format or master devices (EPROMs).

OUTLINE DRAWINGS



Unit: mm



Note: Each lead pitch is 2.54 mm.

All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 28 leads.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Aug., 1980 Toshiba Corporation



TOSHIBA MOS MEMORY PRODUCTS

TMM2365P: 8K WORD x 8 BIT MASK ROM

TMM2365P


N CHANNEL SILICON GATE

*This is advance information and specifications are subject to change without notice.

FEATURES

- Access Time: 200ns
- Power Dissipation
 - Operating Current : 100mA (MAX.)
 - Standby Current : 25mA (MAX.)
- 5V Single Power Supply
 - 5V ± 10%
- Fully Static Operation
- Three Programmable Chip Select Inputs
 - CS₁/CS₁, CS₂/CS₂, CS₃/CS₃
- All Inputs and Outputs Directly TTL Compatible
- Three State Outputs
- Compatible with 2764 type EPROM TMM2764D
- 28 Pin Standard Plastic Package


PIN CONNECTION



PIN NAMES

A ₀ ~ A ₁₂	Address Inputs
D ₀ ~ D ₇	Outputs
CS ₁ , CS ₂ , CS ₃	Chip Select Inputs
OE	Output Enable Input
V _{DD}	Power Supply (5V)
GND	Ground

BLOCK DIAGRAM



Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Apr., 1982 Toshiba Corporation



TOSHIBA MOS MEMORY PRODUCTS

TMM2366P: 8K WORD x 8 BIT MASK ROM

N CHANNEL SILICON GATE


TMM2366P

*This is advance information and specifications are subject to change without notice.

FEATURES

- Access Time: 200ns
- Power Dissipation
 - Operating Current : 100mA
 - Standby Current : 25mA
- 5V Single Power Supply
 - 5V ± 10%
- Fully Static Operation
- Programmable Chip Select: CS/ \overline{CS}
- All Inputs and Outputs Directly TTL Compatible
- Three State Outputs
- 24 Pin Standard Plastic Package

PIN CONNECTION




Pin Compatible with 32K Bit ROM TMM333P for Memory Expansion

PIN NAMES

A ₀ ~ A ₁₂	Address Inputs
D ₀ ~ D ₇	Outputs
CS/ \overline{CS}	Chip Select Input
V _{DD}	Power Supply (5V)
GND	Ground

BLOCK DIAGRAM



Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Apr., 1982 Toshiba Corporation



TOSHIBA MOS MEMORY PRODUCTS

TMM23256P 256K BIT (32K WORD x 8 BIT) MASK PROGRAMMABLE ROM TMM23256P

N-CHANNEL SILICON GATE MOS

DESCRIPTION

The TMM23256P is a 262,144 bit read only memory organized as 32,768 words by 8 bits with a low bit cost, thus being most suitable for use in character generator.


Consisting of static memory cells and clocked peripheral circuitry, the TMM23256P provides a high speed and low power dissipation (access time 150ns, operating current 40mA).

The TMM23256P also features an automatic standby power mode. When deselected by Chip Enable (\overline{CE}), the operating current is reduced from 40mA to

FEATURES

- Single 5V Power Supply
- Fast Access Time : 150ns (Max.)
- Low Power Dissipation
 - Average Current : 40mA (Max.)
 - Standby Current : 10mA (Max.)
- Inputs protected : All Inputs have Protection Against Static Charge

PIN CONNECTION



PIN NAMES

$A_0 \sim A_{14}$	Address Inputs
$D_0 \sim D_7$	Data Outputs
\overline{OE}	Output Enable Input
\overline{CE}	Chip Enable Input
N.C.	No Connection
V_{CC}	Power Supply Terminal
GND	Ground

10mA. Output Enable (\overline{OE}) is effective in preventing data confliction on a common bus line.


The TMM23256P uses the address latch system that the falling edge of \overline{CE} latches all inputs except for \overline{OE} , thus can be easily connected to a system where address and data buses are commonly used.

The TMM23256P is fabricated with ion implanted N-channel silicon gate technology. This technology allows a production on high performance.

The TMM23256P is moulded in a 28 pin standard plastic package, 0.6 inch in width.

- Edge Enabled Operation : \overline{CE}
- Output Buffer Control : \overline{OE}
- Input and Output : TTL Compatible
- Three State Outputs : Wired OR Capability
- 28 pin Standard Plastic DIP

BLOCK DIAGRAM



MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	Power Supply Voltage	-0.5 ~ 7.0	V
V _{IN} , V _{OUT}	Input and Output Voltage	-0.5 ~ 7.0	V
T _{OPR}	Operating Temperature	0 ~ 70	°C
T _{STRG}	Storage Temperature	-55 ~ 150	°C
T _{SOLDER}	Soldering Temperature · Time	260 · 10	°C · sec
P _D	Power Dissipation (T _a = 70°C)	1.0	W

D.C. OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	—	2.2	—	V _{CC} + 1	V
V _{IL}	Input Low Voltage	—	-0.5	—	0.8	V
V _{CC}	Power Supply Voltage	—	4.5	5.0	5.5	V

D.C. and OPERATING CHARACTERISTICS

(T_a = 0 ~ 70°C)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{IH}	Input High Current	V _{IN} = 5.5V	—	0.05	10	μA
I _{IL}	Input Low Current	V _{IN} = GND	—	-0.05	-10	μA
V _{OH}	Output High Voltage	I _{OH} = -400μA	2.4	3.3	—	V
V _{OL}	Output Low Voltage	I _{OL} = 3.2mA	—	0.3	0.4	V
I _{LOH}	Output Leakage Current	V _{OUT} = 5.5V	—	0.05	10	μA
I _{LOL}		V _{OUT} = 0.4V				
I _{CC1}	Standby Current	\overline{CE} = 2.2V	—	—	10	mA
I _{CC2}	Average Current	t _{CYC} = 230ns, I _{OUT} = 0mA	—	—	40	mA

- Typical values are at T_a = 25°C and V_{CC} = 5V.

CAPACITANCE

(T_a = 25°C, f = 1MHz)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = A.C. GND	—	5	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = A.C. GND	—	8	15	pF

Note : This parameter is periodically sampled and is not 100% tested.

A.C. CHARACTERISTICS

($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
t_{CE}	\overline{CE} pulse width	—	150	—	—	ns
t_{AS}	Address Setup Time	—	0	—	—	ns
t_{AH}	Address Hold Time	—	30	—	—	ns
t_{ACC}	Access Time	—	—	—	150	ns
t_{OO}	Output Delay Time form \overline{OE}	—	—	—	70	ns
t_{OD}	Output Turn off Delay	—	—	—	70	ns
t_{CC}	\overline{CE} off Time	—	70	—	—	ns
t_{CYC}	Cycle Time	$t_{AS} = 0\text{ns}$, t_r , $t_f = 5\text{ns}$	230	—	—	ns

- Typical values are at $T_a = 25^\circ\text{C}$ and $V_{CC} = 5V$.

A.C. TEST CONDITIONS

- Output Load : 1TTL Gate + 100pF
- Input Rise and Fall Times (10% ~ 90%) : 5ns
- Input Pulse Levels : 0.8 ~ 2.4V
- Timing Measurement Reference Levels : Input ; 1V and 2.2V
Output ; 0.8V and 2.0V

TIMING WAVEFORMS



Note (1) t_{OD} is specified from \overline{OE} or \overline{CE} , whichever occurs first.


OPERATION INFORMATION

The TMM23256P has two control functions.

The chip enable (\overline{CE}) controls the operation power and should be used for device selection. The falling edge of the \overline{CE} will activate the device and latch the addresses. The output enable (\overline{OE}) control the out-

put buffers, independent of device selection. Assuming that $\overline{OE} = V_{IL}$, the output data is valid at the outputs after t_{ACC} (150ns) from the falling edge of the \overline{CE} .

The operation modes of the TMM23256P are listed in the following table.

MODE	\overline{CE}	ADDRESS	\overline{OE}	OUTPUT	POWER
Standby	H	*	*	High Impedance	Standby
Latch		Valid	*	High Impedance	—
Read	L	**	L	Data Out	Active
Output Deselect	L	*	H	High Impedance	Active

Note * : Don't care

** : Address may change after t_{AH} .

APPLICATION INFORMATION

1. POWER SUPPLY DECOUPLING

The operating current I_{CC} waveforms for TMM 23256P are shown in Fig. 1, 2.

The TMM23256P is a clocked device, so the transient current peaks are produced on the \overline{CE} transition and \overline{CE} active level.

The I_{CC} current transients require adequate decoupling of V_{CC} power supply.

2. POWER ON

The TMM23256P requires initialization prior to normal operation. Two initialization methods are as follows:

- (1) A minimum $100\mu\text{s}$ time delay is required after the application of V_{CC} (+5V) before proper device operation is achieved. And during this period, \overline{CE} must be at V_{IH} level.
- (2) A minimum $100\mu\text{s}$ time delay is required after the application of V_{CC} (5V), and then a minimum of one initialization cycle must be performed before proper device operation is achieved.

Initialization cycle : An initialization cycle is one Chip Enable clock cycle from the first down edge of the \overline{CE} till the next down edge.




Fig. 1 I_{CC} vs. Time (1)





Fig. 2 I_{CC} vs. Time (2)

OUTLINE DRAWINGS

Unit : mm




Note: Each lead pitch is 2.54 mm.
 All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 28 leads.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.
 © Nov., 1981 Toshiba Corporation

MOS Mask Programable Read Only Memory

32 K Bit CMOS MASK ROM COMPARISON TABLE

PIN CONFIGURATION



Operation Mode Table

Pin Name Number	TC5332P					TC5333P				
	CE/CE ₁ (18)	OE (20)	Addresses	Outputs	Power	CE (18)	OE (20)	Addresses	Outputs	Power
Address Latch	/	/	/	/	/		*	Valid	High-Z	—
Read	H/L	L	Valid	Dout	Active	L	L	*	Dout	Active
Standby	L/H	*	*	High-Z	Standby	H	*	*	High-Z	Standby
Output Deselect	H/L	H	*	High-Z	Active	L	H	*	High-Z	Active
Operation Mode	Fully Static Operation (Asynchronous Type)					Address Latched Operation (Synchronous Type)				

Pin Name Number	TC5334P					TC5335P				
	CE ₁ /CE ₁ (20)	CE ₂ /CE ₂ (21)	Addresses	Outputs	Power	CE (20)	OE (21)	Addresses	Outputs	Power
Addresses Latch	/	/	/	/	/		*	Valid	High-Z	—
Read	H/L	H/L	Valid	Dout	Active	L	L	*	Dout	Active
Standby 1	L/H	*	*	High-Z	Standby	H	*	*	High-Z	Standby
Standby 2	*	L/H	*	High-Z	Standby	/	/	/	/	/
Output Deselect	H/L	H/L	H	High-Z	Active	L	H	*	High-Z	Active
Operation Mode	Fully Static Operation (Asynchronous Type)					Address Latched Operation (Synchronous Type)				



TOSHIBA MOS MEMORY PRODUCTS

4K WORD x 8 BIT CMOS MASK ROM

SILICON GATE CMOS

TC5332P

DESCRIPTION

The TC5332P is a 32,768 bit low power read only memory organized as 4,096 words by 8 bits using CMOS technology, and operates from a single 5V supply.

The TC5332P has a programmable chip enable input (CE/CE) for device selection and a output enable input (OE) for fast access and output control. The maximum access times from address and chip enable are both 450 ns.

FEATURES


- Access Time: 450ns
- Low Power Dissipation
 $I_{DDO} = 7\text{mA (Max.)}$: Operating
 $I_{DDS} = 20\mu\text{A (Max.)}$: Standby
- All Inputs and Outputs: TTL Compatible
- Three state outputs

The TC5332P is pin compatible with the industry produced NMOS ROM TMM2332P, yet offers a more than 90% reduction in power of their NMOS equivalent. The TC5332P's maximum operating and standby current is 7mA and 20μA, respectively. Thus the TC5332P is most suitable for use in low power applications such as battery operated system.

The TC5332P is molded in a 24 pin standard plastic package.

- Fully Static Operation
- Two Control Functions: $\overline{\text{CE}}/\text{CE}$, $\overline{\text{OE}}$
- Programmable Chip Enable: $\overline{\text{CE}}/\text{CE}$
- Output Control: $\overline{\text{OE}}$
- Pin Compatible with TMM2332P and TMM2732D
- Standard 24 pin Plastic Package


PIN CONNECTION (TOP VIEW)



PIN NAMES

$A_0 \sim A_{11}$	ADDRESS INPUTS
$D_0 \sim D_7$	DATA OUTPUTS
$\overline{\text{CE}}/\text{CE}$	CHIP ENABLE INPUT
$\overline{\text{OE}}$	OUTPUT ENABLE INPUT
V_{DD}	POWER (+5V)
GND	GROUND

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING
V_{DD}	Power Supply Voltage	-0.3V ~ 7.0V
V_{IN}	Input Voltage	-0.3V ~ 7.0V
V_{OUT}	Input/Output Voltage	0V ~ V_{DD}
P_D	Power Dissipation ($T_a = 85^\circ\text{C}$)	0.8W
T_{STG}	Storage Temperature	-55°C ~ 150°C
T_{OPR}	Operating Temperature	-40°C ~ 85°C
T_{SOLDER}	Soldering Temperature · Time	260°C ~ 10 sec

RECOMMENDED D.C. OPERATING CONDITIONS ($T_a = -40^\circ\text{C} \sim 85^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V_{IH}	Input High Voltage	2.2	—	$V_{DD} + 0.3$	V
V_{IL}	Input Low Voltage	-0.3	—	0.8	V

D.C. CHARACTERISTICS ($T_a = -40^\circ\text{C} \sim 85^\circ\text{C}$, $V_{DD} = 5\text{V} \pm 10\%$)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{IL}	Input Load Current	$0 \leq V_{IN} \leq V_{DD}$	—	—	± 1.0	μA
I_{LO}	Output Leakage Current	$CE = V_{IL}$ ($\overline{CE} = V_{IH}$), $0\text{V} \leq V_{out} \leq V_{DD}$	—	—	± 5.0	μA
I_{OH}	Output High Current	$V_{OH} = 2.4\text{V}$	-1.0	-4.0	—	mA
I_{OL}	Output Low Current	$V_{OL} = 0.4\text{V}$	2.0	4.0	—	mA
I_{DDS1}	Standby Supply Current	$CE = 0.8\text{V}$ ($\overline{CE} = 2.2\text{V}$)	—	0.5	2.0	mA
I_{DDS2}		$CE = 0.2\text{V}$ ($\overline{CE} = V_{DD} - 0.2\text{V}$)	—	0.05	20	μA
I_{DDO1}	Operating Supply Current	$CE = V_{IH}$ ($\overline{CE} = V_{IL}$), $t_{cyc} = 1\mu\text{s}$, $V_{IN} = V_{IH}/V_{IL}$, $I_{out} = 0\text{mA}$	—	6.0	10.0	mA
I_{DDO2}		$CE = V_{DD}$ ($\overline{CE} = 0\text{V}$), $t_{cyc} = 1\mu\text{s}$, $V_{IN} = V_{DD}/\text{GND}$, $I_{out} = 0\text{mA}$	—	4.0	7.0	mA

Note: Typical values are at $T_a = 25^\circ\text{C}$, $V_{DD} = 5\text{V}$.

CAPACITANCE

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
C_{IN}	Input Capacitance	—	5	10	pF
C_{out}	Output Capacitance	—	5	10	pF

Note: This parameter is periodically sampled and is not 100% tested.


A.C. CHARACTERISTICS (Ta = -40 ~ 85°C, VDD = 5V ± 10%)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
t _{ACC}	Address Access Time	—	—	450	ns
t _{CE}	Chip Enable Access Time	—	—	450	ns
t _{OE}	Output Enable Access Time	—	—	150	ns
t _{OD}	Output Desable Time	—	—	100	ns
t _{CYC}	Cycle Time	450	—	—	ns

A.C. TEST CONDITIONS

- Output Load : 100pF + 1TTL Gate
- Input Pulse Levels : 0.6V, 2.4V
- Timing Measurement Reference Levels
 - Input : 0.8V and 2.2V
 - Output : 0.8V and 2.2V
- Input Pulse Rise and Fall Times : 10ns

TIMING WAVEFORMS






















OPERATION MODE

MODE	CE/CE	OE	ADDRESS	OUTPUTS
Read	H (L)	L	Valid	Data out
Standby	L (H)	*	*	High Z

* : Don't care

TYPICAL CHARACTERISTICS





TOSHIBA PAPER TAPE FORMAT

Use 7 or 8-bit (even parity) ASCII code paper tape for ROM data input. Two acceptable formats which are described in section A and B are available.

A. Format 1 (when a check sum per word is used)

```

NULL

TC5332P-□□□□ ↵

'MSB = D7' ↵

N8; ↵

R□□□0; X7FP7; . . . . ; X07P3; ↵
R□□□8; X38P3; . . . . ; XE5P5; ↵
R □□16; X10P1; . . . . ; X6BP5; ↵

.
.
.
.
.
.
.
.

R4080; X4DP4; . . . . ; X8BP5; ↵
R4088; X2CP3; . . . . ; XA4P3; ↵

(CS = 1) ↵

$ ↵

NULL
    
```

Preceding the first data field and following the last data field there must be a leader/trailer length of a least 50 null characters.

Contents in a single quotation mark (, ,) signify a comment and □ □ □ □ indicates a four-digit user pattern number.

↵ indicates carriage return and line feed.

Specify the most significant bit (MSB) of the device outputs (D₇ or D₀) N8 indicates that the mask pattern is an 8-bit pattern.

Semicolon (;) signifies a punctuation of data.

R signifies an address. Enter the address with the four decimal digits every 8-words after the character R.

X signifies a hexadecimal digit.

Enter the data with the two hexadecimal digits every word after the character X.

P signifies the check sum per word.

Enter the sum of 1 in a one word decimal after the character P.

* Data Modification

Modifying single and continuous word data can be carried out by specifying the modifying addresses and inputting the data following the above procedure before the end symbol.

Modification can be allowed from 0 to 4095 addresses.

Specify the active logic of chip enable \overline{CE}/CE (18PIN) in the parentheses. Enter CS = 1 and CS = 0 when active logic of chip enable is at high and low levels, respectively.

An example is shown in the left figure.

In this example the device is selected under the condition that \overline{CE}/CE is at high level.

\$ signifies the End symbol.

B. Format 2 (When a check sum per word is not used)

```

NULL

TC5322P-□□□□ /
  'MSB = D7 /
    N8; /

R □□□0; X7F5A . . . . 39E5; /
R □□16; X108C . . . . B241; /
R □□32; X2DBA . . . . 36C7; /

.
.
.
.
.

R4064; X1EC5 . . . . 31DE; /
R4080; X4DA6 . . . . 1BA4; /

  (CS = 1) /
    $ /
  NULL /

```

R signifies an address.

Enter the address with the four decimal digits every sixteen words after the character R.


X signifies a hexadecimal digit.

Enter the data of sixteen words continuously after the character X.

Otherwise specified in Format 1.

In addition, Toshiba can also accept programming and masking information for TC5332P in the form of punched paper tape with Intel BNPF format or master devices (EPROMs).

OUTLINE DRAWINGS



Note: Each lead pitch is 2.54 mm. All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 24 leads. All dimensions are in millimeters.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied and Toshiba reserve the right, at any time without notice, to change said circuitry.

© Spt. 1981 Toshiba Corporation



TOSHIBA MOS MEMORY PRODUCTS

4,096 WORD X 8 BIT CMOS MASK ROM

TC5333P

SILICON GATE CMOS

DESCRIPTION

The TC5333P is a 32,768 bit low power read only memory organized as 4,096 words by 8 bits using CMOS technology, and operates from a single 5V supply.

The TC5333P has a chip enable input (\overline{CE}) for device selection and a output enable input (\overline{OE}) for fast memory access and output control. And the TC5333P uses the address latch system that the falling edge of \overline{CE} latches all inputs except for \overline{OE} , thus can be connected to a system where address and data buses are commonly used. The maximum access

time from chip enable is 450 ns.

The TC5333P is pin compatible with the industry produced NMOS ROM TMM2332P, yet offers a more than 90% reduction in power of their NMOS equivalent. The TC5333P's maximum operating and standby current is 7 mA and 20 μ A, respectively. Thus the TC5333P is most suitable for use in low power applications such as battery operated system.


The TC5333P is moulded in a 24 pin standard plastic package.

FEATURES

- Access Time: 450 ns
- Low Power Dissipation
 - $I_{DD0} = 7\text{mA}$ (Max.) : Operating
 - $I_{DDS} = 20\mu\text{A}$ (Max.) : Standby
- All Inputs and Outputs: TTL Compatible
- Three State Outputs

- Two Control Functions: \overline{CE} , \overline{OE}
- Address Latches: \overline{CE}
- Output Control: \overline{OE}
- Pin Compatible with TMM2332P and TMM2732D
- Standard 24 pin Plastic Package


PIN CONNECTION (TOP VIEW)



PIN NAMES

$A_0 - A_{11}$	Address Inputs
$D_0 - D_7$	Data Outputs
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
V_{DD}	Power (+5V)
GND	Ground

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING
V _{DD}	Power Supply Voltage	-0.3V ~ 7.0V
V _{IN}	Input Voltage	-0.3V ~ 7.0V
V _{OUT}	Output Voltage	0V ~ V _{DD}
P _D	Power Dissipation (Ta = 85°C)	0.8W
T _{STG}	Storage Temperature	-55°C ~ 150°C
T _{OPR}	Operating Temperature	-40°C ~ 85°C
T _{SOLDER}	Soldering Temperature · Time	260°C · 10 sec

RECOMMENDED D.C. OPERATING CONDITIONS (Ta = -40°C ~ 85°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V

D.C. CHARACTERISTICS (Ta = -40°C ~ 85°C, V_{DD} = 5V ± 10%)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{IL}	Input Load Current	0 ≤ V _{IN} ≤ V _{DD}	-	-	±1.0	μA
I _{LO}	Output Leakage Current	CE = V _{IH} , 0V ≤ V _{out} ≤ V _{DD}	-	-	±5.0	μA
I _{OH}	Output High Current	V _{OH} = 2.4V	-1.0	-4.0	-	mA
I _{OL}	Output Low Current	V _{OL} = 0.4V	2.0	4.0	-	mA
I _{DDS1}	Standby Supply Current	CE = 2.2V other inputs = V _{IH} or V _{IL}	-	2.0	5.0	mA
I _{DDS2}		CE = V _{DD} - 0.2V other inputs = 0.2V or V _{DD} - 0.2V	-	0.05	20	μA
I _{DDO1}	Operating Supply Current	CE = V _{IL} , t _{cyc} = 1 μs, V _{IN} = V _{IH} /V _{IL} , I _{out} = 0mA	-	6.0	10.0	mA
I _{DDO2}		CE = 0V, t _{cyc} = 1 μs, V _{IN} = V _{DD} /GND, I _{out} = 0mA	-	4.0	7.0	mA

Note: Typical values are at Ta = 25°C, V_{DD} = 5V.

CAPACITANCE (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	-	5	10	pF
C _{OUT}	Output Capacitance	-	5	10	pF


Note: This parameter is periodically sampled and is not 100% tested.

A.C. CHARACTERISTICS ($T_a = -40 \sim 85^\circ\text{C}$ $V_{DD} = 5\text{V} \pm 10\%$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
t_{ACC}	Chip Enable Access Time	—	—	450	ns
t_{OE}	Output Enable Access Time	—	—	150	ns
t_{AS}	Address Setup Time	30	—	—	ns
t_{AH}	Address Hold Time	30	—	—	ns
t_{CC}	\overline{CE} OFF time	70	—	—	ns
t_{CEH}	Chip Enable Hold Time	450	—	—	ns
t_{OD}	Output Desable Time	—	—	100	ns
t_{CYC}	Cycle Time	540	—	—	ns

A.C. TEST CONDITIONS

- Output Load : 100pF + 1TTL Gate
- Input Pulse Levels : 0.6V, 2.4V
- Timing Measurement Reference Levels
 - Input : 0.8V and 2.2V
 - Output : 0.8V and 2.2V
- Input Pulse Rise and Fall Times : 10 ns

TIMING WAVEFORMS

OPERATION MODE


MODE	\overline{CE}	\overline{OE}	ADDRESS	OUTPUTS
Read	L	L	*	Data out
Standby	H	*	*	High Z
Address Latch		*	Valid	High Z

* : Don't care.

TOSHIBA PAPER TAPE FORMAT

Use 7 or 8-bit (even parity) ASCII code paper tape for ROM data input.
Two acceptable formats which are described in section A and B are available.

A. Format 1 (when a check sum per word is used)



Preceding the first data field and following the last data field there must be a leader/trailer length of at least 50 null characters.

Contents in a single quotation mark (' ') signify a comment and □□□□ indicates a four-digit user pattern number.

↙ indicates carriage return and line feed.

Specify the most significant bit (MSB) of the device outputs (D₇ or D₀)

N8 indicates that the mask pattern is an 8-bit pattern.

Semicolon (;) signifies a punctuation of data.

R signifies an address. Enter the address with the four decimal digits every 8-words after the character R.

X signifies a hexadecimal digit.

Enter the data with the two hexadecimal digits every word after the character X.

P. signifies the check sum per word.

Enter the sum of 1 in a one word decimal after the character P.


* Data Modification

Modifying single and continuous word data can be carried out by specifying the modifying addresses and inputting data following the above procedure before the end symbol.

Modification can be allowed from 0 to 4095 addresses.

\$ signifies the End symbol.


B. Format 2 (when a check sum per word is not used)



R signifies an address.
Enter the address with the four decimal digits every sixteen words after the character R.
X signifies a hexadecimal digit.
Enter the data of sixteen words continuously after the character X.
Otherwise specified in Format 1.

In addition, Toshiba can also accept programming and masking information for TC5333P in the form of punched paper tape with Intel BNPF format or master devices (EPROMs).

OUTLINE DRAWINGS



Note: Each lead pitch is 2.54 mm. All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 24 leads. All dimensions are in millimeters.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied and Toshiba reserve the right, at any time without notice, to change said circuitry.
 © Mar., 1982 Toshiba corporation



TOSHIBA MOS MEMORY PRODUCTS

4,096 WORD x 8 BIT CMOS MASK ROM

TC5334P

SILICON GATE CMOS

DESCRIPTION

The TC5334P is a 32,768 bit low power read only memory organized as 4,096 words by 8 bits using CMOS technology, and operates from a single 5V supply.

The TC5334P has two programmable chip enable inputs ($\overline{CE}_1/\overline{CE}_1$ and $\overline{CE}_2/\overline{CE}_2$) for device selection. The maximum access times from address and chip enable are both 450 ns.

The TC5334P is pin compatible with the industry


produced NMOS ROM TMM333P, yet offers a more than 90% reduction in power of their NMOS equivalent. The TC5334P's maximum operating and standby current is 7mA and 20 μ A, respectively. Thus the TC5334P is most suitable for use in low power applications such as battery operated system.

The TC5334P is molded in a 24 pin standard plastic package.

FEATURES

- Access Time: 450 ns
- Low Power Dissipation
 $I_{DD0} = 7 \text{ mA (Max.)}$: Operating
 $I_{DDS} = 20\mu\text{A (Max.)}$: Standby
- All Inputs and Outputs: TTL Compatible
- Three State Outputs
- Fully Static Operation
- Two Programmable Chip Enables:
 $\overline{CE}_1/\overline{CE}_1$, $\overline{CE}_2/\overline{CE}_2$
- Pin Compatible with TMM333P
- Standard 24 pin Plastic Package


PIN CONNECTION (TOP VIEW)



PIN NAMES

$A_0 - A_{11}$	Address Inputs
$D_0 - D_7$	Data Outputs
$\overline{CE}_1/\overline{CE}_1$	Chip Enable Inputs
$\overline{CE}_2/\overline{CE}_2$	
V_{DD}	Power (+5V)
GND	Ground

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING
V_{DD}	Power Supply Voltage	-0.3V ~ 7.0V
V_{IN}	Input Voltage	-0.3V ~ 7.0V
V_{OUT}	Output Voltage	0V ~ V_{DD}
P_D	Power Dissipation ($T_a = 85^\circ\text{C}$)	0.8W
T_{STG}	Storage Temperature	-55°C ~ 150°C
T_{OPR}	Operating Temperature	-40°C ~ 85°C
T_{SOLDER}	Soldering Temperature · Time	260°C · 10 sec

RECOMMENDED D.C. OPERATING CONDITIONS ($T_a = -40^\circ\text{C} \sim 85^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V_{IH}	Input High Voltage	2.2	—	$V_{DD}+0.3$	V
V_{IL}	Input Low Voltage	-0.3	—	0.8	V

D.C. CHARACTERISTICS ($T_a = -40^\circ\text{C} \sim 85^\circ\text{C}$, $V_{DD} = 5V \pm 10\%$)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{IL}	Input Load Current	$0 \leq V_{IN} \leq V_{DD}$	—	—	± 1.0	μA
I_{LO}	Output Leakage Current	$CE = V_{IL}$ ($\overline{CE} = V_{IH}$), $0V \leq V_{out} \leq V_{DD}$	—	—	± 5.0	μA
I_{OH}	Output High Current	$V_{OH} = 2.4V$	-1.0	-4.0	—	mA
I_{OL}	Output Low Current	$V_{OL} = 0.4V$	2.0	4.0	—	mA
I_{DDS1}	Standby Supply Current	$CE_1 = 0.8V$ or $CE_2 = 0.8V$ ($\overline{CE}_1 = 2.2V$ or $\overline{CE}_2 = 2.2V$)	—	0.5	5.0	mA
I_{DDS2}		$CE_1 = 0.2V$ or $CE_2 = 0.2V$ ($\overline{CE}_1 = V_{DD} - 0.2V$ or $\overline{CE}_2 = V_{DD} - 0.2V$)	—	0.05	20	μA
I_{DDO1}	Operating Supply Current	$CE_1 = CE_2 = V_{IH}$ ($\overline{CE}_1 = \overline{CE}_2 = V_{IL}$) $t_{CYC} = 1\mu\text{s}$ $V_{IN} = V_{IH}/V_{IL}$ $I_{out} = 0\text{mA}$	—	6.0	10.0	mA
I_{DDO2}		$CE_1 = CE_2 = V_{DD}$ ($\overline{CE}_1 = \overline{CE}_2 = 0V$) $t_{CYC} = 1\mu\text{s}$ $V_{IN} = V_{DD}/GND$ $I_{out} = 0\text{mA}$	—	4.0	7.0	mA

Note: Typical values are at $T_a = 25^\circ\text{C}$, $V_{DD} = 5V$.

CAPACITANCE ($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
C_{IN}	Input Capacitance	—	5	10	pF
C_{OUT}	Output Capacitance	—	5	10	pF

Note: This parameter is periodically sampled and is not 100% tested.


A.C. CHARACTERISTICS ($T_a = -40 \sim 85^\circ\text{C}$, $V_{DD} = 5V \pm 10\%$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
t_{ACC}	Address Access Time	—	—	450	ns
t_{CE}	Chip Enable Access Time	—	—	450	ns
t_{OD}	Output Disable Time	—	—	100	ns
t_{CYC}	Cycle Time	450	—	—	ns

A.C. TEST CONDITIONS

- Output Load : 100pF + 1TTL Gate
- Input Pulse Levels : 0.6V, 2.4V
- Timing Measurement Reference Levels
 - Input : 0.8V and 2.2V
 - Output : 0.8V and 2.2V
- Input Pulse Rise and Fall Times : 10 ns

TIMING WAVEFORMS



OPERATION MODE


MODE	$CE_1 (\overline{CE}_1)$	$CE_2 (\overline{CE}_2)$	ADDRESS	OUTPUTS
Read	H(L)	H(L)	Valid	Data out
Standby	L(H)	*(*)	*	High Z
	()	L(H)	*	High Z

* : Don't care

TOSHIBA PAPER TAPE FORMAT

Use 7 or 8-bit (even parity) ASCII code paper tape for ROM data input.
Two acceptable formats which are described in section A and B are available.

A. Format 1 (when a check sum per word is used)



Preceding the first data field and following the last data field there must be a leader/trailer length of at least 50 null characters.

Contents in a single quotation mark (' ') signify a comment and □□□□ indicates a four-digit user pattern number

↵ indicates carriage return and line feed.

Specify the most significant bit (MSB) of the device outputs (D₇ or D₀)

N8 indicates that the mask pattern is an 8-bit pattern.

Semicolon(;) signifies a punctuation of data.

R signifies an address. Enter the address with the four decimal digits every 8-words after the character R.

X signifies a hexadecimal digit.

Enter the data with the two hexadecimal digits every word after the character X.

P signifies the check sum per word.

Enter the sum of 1 in a one word decimal after the character P.

* Data Modification

Modifying single and continuous word data can be carried out by specifying the modifying addresses and inputting data following the above procedure before the end symbol.

Modification can be allowed from 0 to 4095 addresses.

Specify the active logic of chip enables \overline{CE}_1/CE_1 (20 PIN) and \overline{CE}_2/CE_2 (21 PIN) in the parentheses respectively.

Enter CS1 = 1 or CS1 = 0 when active logic of \overline{CE}_1/CE_1 is at high or low levels, respectively.


Enter CS2 = 1 or CS2 = 0 when active logic of \overline{CE}_2/CE_2 is at high or low levels, respectively.

An example is shown in the left figure.

In this example, the device is selected under the condition that \overline{CE}_1/CE_1 and \overline{CE}_2/CE_2 are at high and low levels, respectively.

\$ signifies the End symbol.


B. Format 2 (when a check sum per word is not used)



R signifies an address.
 Enter the address with the four decimal digits every sixteen words after the character R.
 X signifies a hexadecimal digit.
 Enter the data of sixteen words continuously after the character X.
 Otherwise specified in Format 1

In addition, Toshiba can also accept programming and masking information for TC5334P in the form of punched paper tape with Intel BNPF format or master devices (EPROMs).

OUTLINE DRAWINGS



Note: Each lead pitch is 2.54 mm. All leads are located within 0.25mm of their true longitudinal position with respect to No. 1 and No. 24 leads. All dimensions are in millimeters.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied and Toshiba reserve the right, at any time without notice, to change said circuitry.

© Mar., 1982 Toshiba corporation



TOSHIBA MOS MEMORY PRODUCTS

4,096 WORD x 8 BIT CMOS MASK ROM

TC5335P

SILICON GATE CMOS

DESCRIPTION

The TC5335P is a 32,768 bit low power read only memory organized as 4,096 words by 8 bits using CMOS technology, and operates from a single 5V supply.

The TC5335P has a chip enable input (\overline{CE}) for device selection and an output enable input (\overline{OE}) for fast memory access and output control. And the TC5335P uses the address latch system that the falling edge of \overline{CE} latches all inputs except for \overline{OE} , thus can be connected to a system where address and data buses are commonly used. The maximum

access time from chip enable is 450 ns. The TC5335P is pin compatible with the industry produced NMOS ROM TMM333P, yet offers a more than 90% reduction in power of their NMOS equivalent. The TMM333P's maximum operating and standby current is 7 mA and 20 μ A, respectively. Thus the TC5335P is most suitable for use in low power applications such as battery operated system.


The TC5335P is moulded in a 24 pin standard plastic package.

FEATURES

- Access Time: 450 ns
- Low Power Dissipation
 $I_{DD0} = 7$ mA (Max.) : Operating
 $I_{DDS} = 20\mu$ A (Max.) : Standby
- All Inputs and Outputs: TTL Compatible
- Three state outputs

- Two Control Functions: \overline{CE} , \overline{OE}
- Address Latches: \overline{CE}
- Output Control: \overline{OE}
- Pin Compatible with TMM333P
- Standard 24 pin Plastic Package


PIN CONNECTION (TOP VIEW)



PIN NAMES

$A_0 - A_{11}$	Address Inputs
$D_0 - D_7$	Data Outputs
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
V_{DD}	Power (+5V)
GND	Ground

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING
V_{DD}	Power Supply Voltage	-0.3V ~ 7.0V
V_{IN}	Input Voltage	-0.3V ~ 7.0V
V_{OUT}	Output Voltage	0V ~ V_{DD}
P_D	Power Dissipation ($T_a = 85^\circ\text{C}$)	0.8W
T_{STG}	Storage Temperature	-55°C ~ 150°C
T_{OPR}	Operating Temperature	-40°C ~ 85°C
T_{SOLDER}	Soldering Temperature · Time	260°C · 10 sec

RECOMMENDED D.C. OPERATING CONDITIONS ($T_a = -40^\circ\text{C} \sim 85^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V_{IH}	Input High Voltage	2.2	-	$V_{DD} + 0.3$	V
V_{IL}	Input Low Voltage	-0.3	-	0.8	V

D.C. CHARACTERISTICS ($T_a = -40^\circ\text{C} \sim 85^\circ\text{C}$, $V_{DD} = 5V \pm 10\%$)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{IL}	Input Load Current	$0 \leq V_{IN} \leq V_{DD}$	-	-	± 1.0	μA
I_{LO}	Output Leakage Current	$\overline{CE} = V_{IH}$, $0V \leq V_{out} \leq V_{DD}$	-	-	± 5.0	μA
I_{OH}	Output High Current	$V_{OH} = 2.4V$	-1.0	-4.0	-	mA
I_{OL}	Output Low Current	$V_{OL} = 0.4V$	2.0	4.0	-	mA
I_{DDS1}	Standby Supply Current	$\overline{CE} = 2.2V$ other inputs = V_{IH} or V_{IL}	-	2.0	5.0	mA
I_{DDS2}		$\overline{CE} = V_{DD} - 0.2V$ other inputs = $0.2V$ or $V_{DD} - 0.2V$	-	0.05	20	μA
I_{DDO1}	Operating Supply Current	$\overline{CE} = V_{IL}$, $t_{cyc} = 1\mu\text{s}$, $V_{IN} = V_{IH}/V_{IL}$, $I_{out} = 0\text{mA}$	-	6.0	10.0	mA
I_{DDO2}		$\overline{CE} = 0V$, $t_{cyc} = 1\mu\text{s}$, $V_{IN} = V_{DD}/\text{GND}$, $I_{out} = 0\text{mA}$	-	4.0	7.0	mA

Note: Typical values are at $T_a = 25^\circ\text{C}$, $V_{DD} = 5V$

CAPACITANCE ($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
C_{IN}	Input Capacitance	-	5	10	pF
C_{OUT}	Output Capacitance	-	5	10	pF

Note: This parameter is periodically sampled and is not 100% tested.


A.C. CHARACTERISTICS (T_a = -40 ~ 85°C, V_{DD} = 5V ± 10%)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
t _{ACC}	Chip Enable Access Time	—	—	450	ns
t _{OE}	Output Enable Access Time	—	—	150	ns
t _{AS}	Address Setup Time	30	—	—	ns
t _{AH}	Address Hold Time	30	—	—	ns
t _{CC}	\overline{CE} OFF time	70	—	—	ns
t _{CEH}	Chip Enable Hold Time	450	—	—	ns
t _{OD}	Output Desable Time	—	—	100	ns
t _{CYC}	Cycle Time	540	—	—	ns

A.C. TEST CONDITIONS

- Output Load : 100pF + 1TTL Gate
- Input Pulse Levels : 0.6V, 2.4V
- Timing Measurement Reference Levels
 - Input : 0.8V and 2.2V
 - Output : 0.8V and 2.2V
- Input Pulse Rise and Fall Times : 10 ns

TIMING WAVEFORMS



OPERATION MODE


MODE	\overline{CE}	\overline{OE}	ADDRESS	OUTPUTS
Read	L	L	*	Data out
Standby	H	*	*	High Z
Address Latch		*	Valid	High Z

* : Don't care.

TOSHIBA PAPER TAPE FORMAT

Use 7 or 8-bit (even parity) ASCII code paper tape for ROM data input.
Two acceptable formats which are described in section A and B are available.

A. Format 1 (when a check sum per word is used)



Preceding the first data field and following the last data field there must be a leader /trailer length of at least 50 null characters.

Contents in a single quotation mark (' ') signify a comment and □□□□ indicates a four-digit user pattern number.

↵ indicates carriage return and line feed.

Specify the most significant bit (MSB) of the device outputs (D₇ or D₀)

N8 indicates that the mask pattern is an 8-bit pattern.

Semicolon (;) signifies a punctuation of data.

R signifies an address. Enter the address with the four decimal digits every 8-words after the character R.

X signifies a hexadecimal digit.

Enter the data with the two hexadecimal digits every word after the character X.

P signifies the check sum per word.

Enter the sum of 1 in a one word decimal after the character P.

* Data Modification

Modifying single and continuous word data can be carried out by specifying the modifying addresses and inputting the data following the above procedure before the end symbol.

Modification can be allowed from 0 to 4095 addresses.

\$ signifies the End symbol.

B. Format 2 (when a check sum per word is not used)

```

NULL

'TC5335P-□□□□' )
'MSB = D7' )
N8; )
R□□□0;X7F5A . . . . .39F5; )
R□□16;X108C . . . . .B241; )
R□□32;X2DBA . . . . .36C7; )
.
.
.
.
.
R4064;X1EC5 . . . . .31DE; )
R4080;X4DA6 . . . . .1BA4; )

$ )

NULL

```

R signifies an address.


Enter the address with the four decimal digits every sixteen words after the character R.

X signifies a hexadecimal digit.

Enter the data of sixteen words continuously after the character X. Otherwise specified in Format 1.

In addition, Toshiba can also accept programming and masking information for TC5335P in the form of punched paper tape with Intel BNPF format or master devices (EPROMs).

OUTLINE DRAWINGS



Note: Each lead pitch is 2.54 mm. All leads are located within 0.25 mm of their true longitudinal position with respect to No. 1 and No. 24 leads. All dimensions are in millimeters.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied and Toshiba reserve the right, at any time without notice, to change said circuitry.
 © Mar., 1982 Toshiba corporation



TOSHIBA MOS MEMORY PRODUCTS

TC5364P: 8K WORD x 8 BIT CMOS MASK ROM

SILICON GATE CMOS


TC5364P

* This is advance information and specifications are subject to change without notice.

FEATURES

- Pin Compatible with 2764 type EPROM TMM-2764D
- Access Time: : 250ns
- Low Power Dissipation
Operating Current : 5mA (MAX.)
Standby Current : 20μA (MAX.)
- 5V Single Power Supply: 5V ± 10%
- Fully Static Operation
- Three Programmable Chip Enables with Power Down Feature
 $CE_1/\overline{CE}_1, CE_2/\overline{CE}_2, CE_3/\overline{CE}_3$
- Output Buffer Control: \overline{OE}
- All Inputs and Outputs Directly TTL Compatible
- Three State Outputs
- 28 Pin Standard Plastic Package


PIN CONNECTION



PIN NAMES

SYMBOL	NAME
$A_0 \sim A_{12}$	Address Input
$D_0 \sim D_7$	Outputs
CE_1, CE_2, CE_3	Chip Enable Inputs
\overline{OE}	Output Enable Input
V_{DD}	Power Supply (5V)
GND	Ground

BLOCK DIAGRAM



Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Apr., 1982 Toshiba Corporation

TC5365P: 8K WORD x 8 BIT CMOS MASK ROM

SILICON GATE CMOS


TC5365P

* This is advance information and specifications are subject to change without notice.

FEATURES

- Access Time: : 250ns
- Low Power Dissipation
Operating Current : 5mA (MAX.)
Standby Current : 20 μ A (MAX.)
- 5V Single Power Supply: 5V \pm 10%
- Fully Static Operation
- Programmable Chip Enable: CE/ $\overline{\text{CE}}$
- All Inputs and Outputs Directly TTL Compatible
- Three State Outputs
- 24 Pin Standard Plastic Package

PIN CONNECTION




Pin Compatible with 32k Bit CMOS ROM TC5334P for Memory Expansion

PIN NAMES

SYMBOL	NAME
A ₀ ~ A ₁₂	Address Inputs
D ₀ ~ D ₇	Outputs
CE/ $\overline{\text{CE}}$	Chip Enable Input
V _{DD}	Power Supply (5V)
GND	Ground

BLOCK DIAGRAM



Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© Apr., 1982 Toshiba Corporation